ViewVC Help
View File | Revision Log | Show Annotations | Revision Graph | Root Listing
root/cebix/SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp
(Generate patch)

Comparing SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp (file contents):
Revision 1.53 by gbeauche, 2004-11-22T22:04:38Z vs.
Revision 1.62 by gbeauche, 2005-06-30T07:34:17Z

# Line 1 | Line 1
1   /*
2   *  sheepshaver_glue.cpp - Glue Kheperix CPU to SheepShaver CPU engine interface
3   *
4 < *  SheepShaver (C) 1997-2004 Christian Bauer and Marc Hellwig
4 > *  SheepShaver (C) 1997-2005 Christian Bauer and Marc Hellwig
5   *
6   *  This program is free software; you can redistribute it and/or modify
7   *  it under the terms of the GNU General Public License as published by
# Line 93 | Line 93 | extern "C" void check_load_invoc(uint32
93   // PowerPC EmulOp to exit from emulation looop
94   const uint32 POWERPC_EXEC_RETURN = POWERPC_EMUL_OP | 1;
95  
96 // Enable interrupt routine safety checks?
97 #define SAFE_INTERRUPT_PPC 1
98
96   // Enable Execute68k() safety checks?
97   #define SAFE_EXEC_68K 1
98  
# Line 142 | Line 139 | class sheepshaver_cpu
139          void init_decoder();
140          void execute_sheep(uint32 opcode);
141  
145        // CPU context to preserve on interrupt
146        class interrupt_context {
147                uint32 gpr[32];
148                uint32 pc;
149                uint32 lr;
150                uint32 ctr;
151                uint32 cr;
152                uint32 xer;
153                sheepshaver_cpu *cpu;
154                const char *where;
155        public:
156                interrupt_context(sheepshaver_cpu *_cpu, const char *_where);
157                ~interrupt_context();
158        };
159
142   public:
143  
144          // Constructor
# Line 192 | Line 174 | public:
174  
175          // Handle MacOS interrupt
176          void interrupt(uint32 entry);
195        void handle_interrupt();
177  
178          // Make sure the SIGSEGV handler can access CPU registers
179          friend sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t);
199 };
180  
181 < // Memory allocator returning areas aligned on 16-byte boundaries
182 < void *operator new(size_t size)
183 < {
184 <        void *p;
181 >        // Memory allocator returning areas aligned on 16-byte boundaries
182 >        void *operator new(size_t size);
183 >        void operator delete(void *p);
184 > };
185  
186 < #if defined(HAVE_POSIX_MEMALIGN)
187 <        if (posix_memalign(&p, 16, size) != 0)
186 > // Memory allocator returning sheepshaver_cpu objects aligned on 16-byte boundaries
187 > // FORMAT: [ alignment ] magic identifier, offset to malloc'ed data, sheepshaver_cpu data
188 > void *sheepshaver_cpu::operator new(size_t size)
189 > {
190 >        const int ALIGN = 16;
191 >
192 >        // Allocate enough space for sheepshaver_cpu data + signature + align pad
193 >        uint8 *ptr = (uint8 *)malloc(size + ALIGN * 2);
194 >        if (ptr == NULL)
195                  throw std::bad_alloc();
209 #elif defined(HAVE_MEMALIGN)
210        p = memalign(16, size);
211 #elif defined(HAVE_VALLOC)
212        p = valloc(size); // page-aligned!
213 #else
214        /* XXX: handle padding ourselves */
215        p = malloc(size);
216 #endif
196  
197 <        return p;
197 >        // Align memory
198 >        int ofs = 0;
199 >        while ((((uintptr)ptr) % ALIGN) != 0)
200 >                ofs++, ptr++;
201 >
202 >        // Insert signature and offset
203 >        struct aligned_block_t {
204 >                uint32 pad[(ALIGN - 8) / 4];
205 >                uint32 signature;
206 >                uint32 offset;
207 >                uint8  data[sizeof(sheepshaver_cpu)];
208 >        };
209 >        aligned_block_t *blk = (aligned_block_t *)ptr;
210 >        blk->signature = FOURCC('S','C','P','U');
211 >        blk->offset = ofs + (&blk->data[0] - (uint8 *)blk);
212 >        assert((((uintptr)&blk->data) % ALIGN) == 0);
213 >        return &blk->data[0];
214   }
215  
216 < void operator delete(void *p)
217 < {
218 < #if defined(HAVE_MEMALIGN) || defined(HAVE_VALLOC)
219 < #if defined(__GLIBC__)
220 <        // this is known to work only with GNU libc
221 <        free(p);
227 < #endif
228 < #else
229 <        free(p);
230 < #endif
216 > void sheepshaver_cpu::operator delete(void *p)
217 > {
218 >        uint32 *blk = (uint32 *)p;
219 >        assert(blk[-2] == FOURCC('S','C','P','U'));
220 >        void *ptr = (void *)(((uintptr)p) - blk[-1]);
221 >        free(ptr);
222   }
223  
224   sheepshaver_cpu::sheepshaver_cpu()
# Line 278 | Line 269 | void sheepshaver_cpu::execute_emul_op(ui
269          for (int i = 0; i < 7; i++)
270                  r68.a[i] = gpr(16 + i);
271          r68.a[7] = gpr(1);
272 <        uint32 saved_cr = get_cr() & CR_field<2>::mask();
272 >        uint32 saved_cr = get_cr() & 0xff9fffff; // mask_operand::compute(11, 8)
273          uint32 saved_xer = get_xer();
274          EmulOp(&r68, gpr(24), emul_op);
275          set_cr(saved_cr);
# Line 473 | Line 464 | int sheepshaver_cpu::compile1(codegen_co
464   }
465   #endif
466  
476 // CPU context to preserve on interrupt
477 sheepshaver_cpu::interrupt_context::interrupt_context(sheepshaver_cpu *_cpu, const char *_where)
478 {
479 #if SAFE_INTERRUPT_PPC >= 2
480        cpu = _cpu;
481        where = _where;
482
483        // Save interrupt context
484        memcpy(&gpr[0], &cpu->gpr(0), sizeof(gpr));
485        pc = cpu->pc();
486        lr = cpu->lr();
487        ctr = cpu->ctr();
488        cr = cpu->get_cr();
489        xer = cpu->get_xer();
490 #endif
491 }
492
493 sheepshaver_cpu::interrupt_context::~interrupt_context()
494 {
495 #if SAFE_INTERRUPT_PPC >= 2
496        // Check whether CPU context was preserved by interrupt
497        if (memcmp(&gpr[0], &cpu->gpr(0), sizeof(gpr)) != 0) {
498                printf("FATAL: %s: interrupt clobbers registers\n", where);
499                for (int i = 0; i < 32; i++)
500                        if (gpr[i] != cpu->gpr(i))
501                                printf(" r%d: %08x -> %08x\n", i, gpr[i], cpu->gpr(i));
502        }
503        if (pc != cpu->pc())
504                printf("FATAL: %s: interrupt clobbers PC\n", where);
505        if (lr != cpu->lr())
506                printf("FATAL: %s: interrupt clobbers LR\n", where);
507        if (ctr != cpu->ctr())
508                printf("FATAL: %s: interrupt clobbers CTR\n", where);
509        if (cr != cpu->get_cr())
510                printf("FATAL: %s: interrupt clobbers CR\n", where);
511        if (xer != cpu->get_xer())
512                printf("FATAL: %s: interrupt clobbers XER\n", where);
513 #endif
514 }
515
467   // Handle MacOS interrupt
468   void sheepshaver_cpu::interrupt(uint32 entry)
469   {
# Line 521 | Line 472 | void sheepshaver_cpu::interrupt(uint32 e
472          const clock_t interrupt_start = clock();
473   #endif
474  
524 #if SAFE_INTERRUPT_PPC
525        static int depth = 0;
526        if (depth != 0)
527                printf("FATAL: sheepshaver_cpu::interrupt() called more than once: %d\n", depth);
528        depth++;
529 #endif
530
475          // Save program counters and branch registers
476          uint32 saved_pc = pc();
477          uint32 saved_lr = lr();
# Line 581 | Line 525 | void sheepshaver_cpu::interrupt(uint32 e
525   #if EMUL_TIME_STATS
526          interrupt_time += (clock() - interrupt_start);
527   #endif
584
585 #if SAFE_INTERRUPT_PPC
586        depth--;
587 #endif
528   }
529  
530   // Execute 68k routine
# Line 862 | Line 802 | sigsegv_return_t sigsegv_handler(sigsegv
802   #error "FIXME: You don't have the capability to skip instruction within signal handlers"
803   #endif
804  
805 <        printf("SIGSEGV\n");
806 <        printf("  pc %p\n", fault_instruction);
807 <        printf("  ea %p\n", fault_address);
805 >        fprintf(stderr, "SIGSEGV\n");
806 >        fprintf(stderr, "  pc %p\n", fault_instruction);
807 >        fprintf(stderr, "  ea %p\n", fault_address);
808          dump_registers();
809          ppc_cpu->dump_log();
810          enter_mon();
# Line 984 | Line 924 | void TriggerInterrupt(void)
924   #endif
925   }
926  
927 < void sheepshaver_cpu::handle_interrupt(void)
927 > void HandleInterrupt(powerpc_registers *r)
928   {
929   #ifdef USE_SDL_VIDEO
930          // We must fill in the events queue in the same thread that did call SDL_SetVideoMode()
# Line 995 | Line 935 | void sheepshaver_cpu::handle_interrupt(v
935          if (int32(ReadMacInt32(XLM_IRQ_NEST)) > 0)
936                  return;
937  
938 +        // Do nothing if there is no pending interrupt
939 +        if (InterruptFlags == 0)
940 +                return;
941 +
942          // Current interrupt nest level
943          static int interrupt_depth = 0;
944          ++interrupt_depth;
# Line 1002 | Line 946 | void sheepshaver_cpu::handle_interrupt(v
946          interrupt_count++;
947   #endif
948  
1005        // Disable MacOS stack sniffer
1006        WriteMacInt32(0x110, 0);
1007
949          // Interrupt action depends on current run mode
950          switch (ReadMacInt32(XLM_RUN_MODE)) {
951          case MODE_68K:
952                  // 68k emulator active, trigger 68k interrupt level 1
953                  WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1);
954 <                set_cr(get_cr() | tswap32(kernel_data->v[0x674 >> 2]));
954 >                r->cr.set(r->cr.get() | tswap32(kernel_data->v[0x674 >> 2]));
955                  break;
956      
957   #if INTERRUPTS_IN_NATIVE_MODE
958          case MODE_NATIVE:
959                  // 68k emulator inactive, in nanokernel?
960 <                if (gpr(1) != KernelDataAddr && interrupt_depth == 1) {
1020 <                        interrupt_context ctx(this, "PowerPC mode");
960 >                if (r->gpr[1] != KernelDataAddr && interrupt_depth == 1) {
961  
962                          // Prepare for 68k interrupt level 1
963                          WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1);
# Line 1039 | Line 979 | void sheepshaver_cpu::handle_interrupt(v
979          case MODE_EMUL_OP:
980                  // 68k emulator active, within EMUL_OP routine, execute 68k interrupt routine directly when interrupt level is 0
981                  if ((ReadMacInt32(XLM_68K_R25) & 7) == 0) {
1042                        interrupt_context ctx(this, "68k mode");
982   #if EMUL_TIME_STATS
983                          const clock_t interrupt_start = clock();
984   #endif
# Line 1108 | Line 1047 | void sheepshaver_cpu::execute_native_op(
1047          case NATIVE_VIDEO_DO_DRIVER_IO:
1048                  gpr(3) = (int32)(int16)VideoDoDriverIO(gpr(3), gpr(4), gpr(5), gpr(6), gpr(7));
1049                  break;
1111 #ifdef WORDS_BIGENDIAN
1050          case NATIVE_ETHER_IRQ:
1051                  EtherIRQ();
1052                  break;
# Line 1130 | Line 1068 | void sheepshaver_cpu::execute_native_op(
1068          case NATIVE_ETHER_RSRV:
1069                  gpr(3) = ether_rsrv((queue_t *)gpr(3));
1070                  break;
1133 #else
1134        case NATIVE_ETHER_INIT:
1135                // FIXME: needs more complicated thunks
1136                gpr(3) = false;
1137                break;
1138 #endif
1071          case NATIVE_SYNC_HOOK:
1072                  gpr(3) = NQD_sync_hook(gpr(3));
1073                  break;

Diff Legend

Removed lines
+ Added lines
< Changed lines
> Changed lines