ViewVC Help
View File | Revision Log | Show Annotations | Revision Graph | Root Listing
root/cebix/SheepShaver/src/rom_patches.cpp
Revision: 1.11
Committed: 2003-10-05T23:05:03Z (20 years, 7 months ago) by gbeauche
Branch: MAIN
Changes since 1.10: +71 -24 lines
Log Message: 
Add support for Gossamer ROMs (DTG3)

File Contents

# User Rev Content
1 cebix 1.1 /*
2     * rom_patches.cpp - ROM patches
3     *
4     * SheepShaver (C) 1997-2002 Christian Bauer and Marc Hellwig
5     *
6     * This program is free software; you can redistribute it and/or modify
7     * it under the terms of the GNU General Public License as published by
8     * the Free Software Foundation; either version 2 of the License, or
9     * (at your option) any later version.
10     *
11     * This program is distributed in the hope that it will be useful,
12     * but WITHOUT ANY WARRANTY; without even the implied warranty of
13     * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14     * GNU General Public License for more details.
15     *
16     * You should have received a copy of the GNU General Public License
17     * along with this program; if not, write to the Free Software
18     * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19     */
20    
21     /*
22     * TODO:
23     * IRQ_NEST must be handled atomically
24     * Don't use r1 in extra routines
25     */
26    
27     #include <string.h>
28    
29     #include "sysdeps.h"
30     #include "rom_patches.h"
31     #include "main.h"
32     #include "prefs.h"
33     #include "cpu_emulation.h"
34     #include "emul_op.h"
35     #include "xlowmem.h"
36     #include "sony.h"
37     #include "disk.h"
38     #include "cdrom.h"
39     #include "audio.h"
40     #include "audio_defs.h"
41     #include "serial.h"
42     #include "macos_util.h"
43    
44     #define DEBUG 0
45     #include "debug.h"
46    
47    
48     // 68k breakpoint address
49     //#define M68K_BREAK_POINT 0x29e0 // BootMe
50     //#define M68K_BREAK_POINT 0x2a1e // Boot block code returned
51     //#define M68K_BREAK_POINT 0x3150 // CritError
52     //#define M68K_BREAK_POINT 0x187ce // Unimplemented trap
53    
54     // PowerPC breakpoint address
55     //#define POWERPC_BREAK_POINT 0x36e6c0 // 68k emulator start
56    
57     #define DISABLE_SCSI 1
58    
59    
60     // Other ROM addresses
61     const uint32 CHECK_LOAD_PATCH_SPACE = 0x2f7f00;
62     const uint32 PUT_SCRAP_PATCH_SPACE = 0x2f7f80;
63     const uint32 GET_SCRAP_PATCH_SPACE = 0x2f7fc0;
64     const uint32 ADDR_MAP_PATCH_SPACE = 0x2f8000;
65    
66     // Global variables
67     int ROMType; // ROM type
68     static uint32 sony_offset; // Offset of .Sony driver resource
69    
70     // Prototypes
71     static bool patch_nanokernel_boot(void);
72     static bool patch_68k_emul(void);
73     static bool patch_nanokernel(void);
74     static bool patch_68k(void);
75    
76    
77 gbeauche 1.2 // Decode LZSS data
78     static void decode_lzss(const uint8 *src, uint8 *dest, int size)
79     {
80     char dict[0x1000];
81     int run_mask = 0, dict_idx = 0xfee;
82     for (;;) {
83     if (run_mask < 0x100) {
84     // Start new run
85     if (--size < 0)
86     break;
87     run_mask = *src++ | 0xff00;
88     }
89     bool bit = run_mask & 1;
90     run_mask >>= 1;
91     if (bit) {
92     // Verbatim copy
93     if (--size < 0)
94     break;
95     int c = *src++;
96     dict[dict_idx++] = c;
97     *dest++ = c;
98     dict_idx &= 0xfff;
99     } else {
100     // Copy from dictionary
101     if (--size < 0)
102     break;
103     int idx = *src++;
104     if (--size < 0)
105     break;
106     int cnt = *src++;
107     idx |= (cnt << 4) & 0xf00;
108     cnt = (cnt & 0x0f) + 3;
109     while (cnt--) {
110     char c = dict[idx++];
111     dict[dict_idx++] = c;
112     *dest++ = c;
113     idx &= 0xfff;
114     dict_idx &= 0xfff;
115     }
116     }
117     }
118     }
119    
120     // Decode parcels of ROM image (MacOS 9.X and even earlier)
121     void decode_parcels(const uint8 *src, uint8 *dest, int size)
122     {
123     uint32 parcel_offset = 0x14;
124     D(bug("Offset Type Name\n"));
125     while (parcel_offset != 0) {
126     const uint32 *parcel_data = (uint32 *)(src + parcel_offset);
127 gbeauche 1.3 uint32 next_offset = ntohl(parcel_data[0]);
128 gbeauche 1.2 uint32 parcel_type = ntohl(parcel_data[1]);
129     D(bug("%08x %c%c%c%c %s\n", parcel_offset,
130     (parcel_type >> 24) & 0xff, (parcel_type >> 16) & 0xff,
131     (parcel_type >> 8) & 0xff, parcel_type & 0xff, &parcel_data[6]));
132     if (parcel_type == FOURCC('r','o','m',' ')) {
133     uint32 lzss_offset = ntohl(parcel_data[2]);
134     uint32 lzss_size = ((uint32)src + parcel_offset) - ((uint32)parcel_data + lzss_offset);
135     decode_lzss((uint8 *)parcel_data + lzss_offset, dest, lzss_size);
136     }
137 gbeauche 1.3 parcel_offset = next_offset;
138 gbeauche 1.2 }
139     }
140    
141    
142     /*
143     * Decode ROM image, 4 MB plain images or NewWorld images
144     */
145    
146     bool DecodeROM(uint8 *data, uint32 size)
147     {
148     if (size == ROM_SIZE) {
149     // Plain ROM image
150     memcpy((void *)ROM_BASE, data, ROM_SIZE);
151     return true;
152     }
153     else if (strncmp((char *)data, "<CHRP-BOOT>", 11) == 0) {
154     // CHRP compressed ROM image
155     uint32 image_offset, image_size;
156     bool decode_info_ok = false;
157    
158     char *s = strstr((char *)data, "constant lzss-offset");
159     if (s != NULL) {
160     // Probably a plain LZSS compressed ROM image
161     if (sscanf(s - 7, "%06x", &image_offset) == 1) {
162     s = strstr((char *)data, "constant lzss-size");
163     if (s != NULL && (sscanf(s - 7, "%06x", &image_size) == 1))
164     decode_info_ok = true;
165     }
166     }
167     else {
168     // Probably a MacOS 9.2.x ROM image
169     s = strstr((char *)data, "constant parcels-offset");
170     if (s != NULL) {
171     if (sscanf(s - 7, "%06x", &image_offset) == 1) {
172     s = strstr((char *)data, "constant parcels-size");
173     if (s != NULL && (sscanf(s - 7, "%06x", &image_size) == 1))
174     decode_info_ok = true;
175     }
176     }
177     }
178    
179     // No valid information to decode the ROM found?
180     if (!decode_info_ok)
181     return false;
182    
183     // Check signature, this could be a parcels-based ROM image
184     uint32 rom_signature = ntohl(*(uint32 *)(data + image_offset));
185     if (rom_signature == FOURCC('p','r','c','l')) {
186     D(bug("Offset of parcels data: %08x\n", image_offset));
187     D(bug("Size of parcels data: %08x\n", image_size));
188     decode_parcels(data + image_offset, (uint8 *)ROM_BASE, image_size);
189     }
190     else {
191     D(bug("Offset of compressed data: %08x\n", image_offset));
192     D(bug("Size of compressed data: %08x\n", image_size));
193     decode_lzss(data + image_offset, (uint8 *)ROM_BASE, image_size);
194     }
195     return true;
196     }
197     return false;
198     }
199    
200    
201 cebix 1.1 /*
202     * Search ROM for byte string, return ROM offset (or 0)
203     */
204    
205     static uint32 find_rom_data(uint32 start, uint32 end, const uint8 *data, uint32 data_len)
206     {
207     uint32 ofs = start;
208     while (ofs < end) {
209     if (!memcmp((void *)(ROM_BASE + ofs), data, data_len))
210     return ofs;
211     ofs++;
212     }
213     return 0;
214     }
215    
216    
217     /*
218     * Search ROM resource by type/ID, return ROM offset of resource data
219     */
220    
221     static uint32 rsrc_ptr = 0;
222    
223     // id = 4711 means "find any ID"
224     static uint32 find_rom_resource(uint32 s_type, int16 s_id = 4711, bool cont = false)
225     {
226     uint32 *lp = (uint32 *)(ROM_BASE + 0x1a);
227     uint32 x = ntohl(*lp);
228     uint8 *bp = (uint8 *)(ROM_BASE + x + 5);
229     uint32 header_size = *bp;
230    
231     if (!cont)
232     rsrc_ptr = x;
233     else if (rsrc_ptr == 0)
234     return 0;
235    
236     for (;;) {
237     lp = (uint32 *)(ROM_BASE + rsrc_ptr);
238     rsrc_ptr = ntohl(*lp);
239     if (rsrc_ptr == 0)
240     break;
241    
242     rsrc_ptr += header_size;
243    
244     lp = (uint32 *)(ROM_BASE + rsrc_ptr + 4);
245     uint32 data = ntohl(*lp); lp++;
246     uint32 type = ntohl(*lp); lp++;
247     int16 id = ntohs(*(int16 *)lp);
248     if (type == s_type && (id == s_id || s_id == 4711))
249     return data;
250     }
251     return 0;
252     }
253    
254    
255     /*
256     * Search offset of A-Trap routine in ROM
257     */
258    
259     static uint32 find_rom_trap(uint16 trap)
260     {
261     uint32 *lp = (uint32 *)(ROM_BASE + 0x22);
262     lp = (uint32 *)(ROM_BASE + ntohl(*lp));
263    
264     if (trap > 0xa800)
265     return ntohl(lp[trap & 0x3ff]);
266     else
267     return ntohl(lp[(trap & 0xff) + 0x400]);
268     }
269    
270    
271     /*
272     * List of audio sifters installed in ROM and System file
273     */
274    
275     struct sift_entry {
276     uint32 type;
277     int16 id;
278     };
279     static sift_entry sifter_list[32];
280     static int num_sifters;
281    
282     void AddSifter(uint32 type, int16 id)
283     {
284     if (FindSifter(type, id))
285     return;
286     D(bug(" adding sifter type %c%c%c%c (%08x), id %d\n", type >> 24, (type >> 16) & 0xff, (type >> 8) & 0xff, type & 0xff, type, id));
287     sifter_list[num_sifters].type = type;
288     sifter_list[num_sifters].id = id;
289     num_sifters++;
290     }
291    
292     bool FindSifter(uint32 type, int16 id)
293     {
294     for (int i=0; i<num_sifters; i++) {
295     if (sifter_list[i].type == type && sifter_list[i].id == id)
296     return true;
297     }
298     return false;
299     }
300    
301    
302     /*
303     * Driver stubs
304     */
305    
306     static const uint8 sony_driver[] = { // Replacement for .Sony driver
307     // Driver header
308     SonyDriverFlags >> 8, SonyDriverFlags & 0xff, 0, 0, 0, 0, 0, 0,
309     0x00, 0x18, // Open() offset
310     0x00, 0x1c, // Prime() offset
311     0x00, 0x20, // Control() offset
312     0x00, 0x2c, // Status() offset
313     0x00, 0x52, // Close() offset
314     0x05, 0x2e, 0x53, 0x6f, 0x6e, 0x79, // ".Sony"
315    
316     // Open()
317     M68K_EMUL_OP_SONY_OPEN >> 8, M68K_EMUL_OP_SONY_OPEN & 0xff,
318     0x4e, 0x75, // rts
319    
320     // Prime()
321     M68K_EMUL_OP_SONY_PRIME >> 8, M68K_EMUL_OP_SONY_PRIME & 0xff,
322     0x60, 0x0e, // bra IOReturn
323    
324     // Control()
325     M68K_EMUL_OP_SONY_CONTROL >> 8, M68K_EMUL_OP_SONY_CONTROL & 0xff,
326     0x0c, 0x68, 0x00, 0x01, 0x00, 0x1a, // cmp.w #1,$1a(a0)
327     0x66, 0x04, // bne IOReturn
328     0x4e, 0x75, // rts
329    
330     // Status()
331     M68K_EMUL_OP_SONY_STATUS >> 8, M68K_EMUL_OP_SONY_STATUS & 0xff,
332    
333     // IOReturn
334     0x32, 0x28, 0x00, 0x06, // move.w 6(a0),d1
335     0x08, 0x01, 0x00, 0x09, // btst #9,d1
336     0x67, 0x0c, // beq 1
337     0x4a, 0x40, // tst.w d0
338     0x6f, 0x02, // ble 2
339     0x42, 0x40, // clr.w d0
340     0x31, 0x40, 0x00, 0x10, //2 move.w d0,$10(a0)
341     0x4e, 0x75, // rts
342     0x4a, 0x40, //1 tst.w d0
343     0x6f, 0x04, // ble 3
344     0x42, 0x40, // clr.w d0
345     0x4e, 0x75, // rts
346     0x2f, 0x38, 0x08, 0xfc, //3 move.l $8fc,-(sp)
347     0x4e, 0x75, // rts
348    
349     // Close()
350     0x70, 0xe8, // moveq #-24,d0
351     0x4e, 0x75 // rts
352     };
353    
354     static const uint8 disk_driver[] = { // Generic disk driver
355     // Driver header
356     DiskDriverFlags >> 8, DiskDriverFlags & 0xff, 0, 0, 0, 0, 0, 0,
357     0x00, 0x18, // Open() offset
358     0x00, 0x1c, // Prime() offset
359     0x00, 0x20, // Control() offset
360     0x00, 0x2c, // Status() offset
361     0x00, 0x52, // Close() offset
362     0x05, 0x2e, 0x44, 0x69, 0x73, 0x6b, // ".Disk"
363    
364     // Open()
365     M68K_EMUL_OP_DISK_OPEN >> 8, M68K_EMUL_OP_DISK_OPEN & 0xff,
366     0x4e, 0x75, // rts
367    
368     // Prime()
369     M68K_EMUL_OP_DISK_PRIME >> 8, M68K_EMUL_OP_DISK_PRIME & 0xff,
370     0x60, 0x0e, // bra IOReturn
371    
372     // Control()
373     M68K_EMUL_OP_DISK_CONTROL >> 8, M68K_EMUL_OP_DISK_CONTROL & 0xff,
374     0x0c, 0x68, 0x00, 0x01, 0x00, 0x1a, // cmp.w #1,$1a(a0)
375     0x66, 0x04, // bne IOReturn
376     0x4e, 0x75, // rts
377    
378     // Status()
379     M68K_EMUL_OP_DISK_STATUS >> 8, M68K_EMUL_OP_DISK_STATUS & 0xff,
380    
381     // IOReturn
382     0x32, 0x28, 0x00, 0x06, // move.w 6(a0),d1
383     0x08, 0x01, 0x00, 0x09, // btst #9,d1
384     0x67, 0x0c, // beq 1
385     0x4a, 0x40, // tst.w d0
386     0x6f, 0x02, // ble 2
387     0x42, 0x40, // clr.w d0
388     0x31, 0x40, 0x00, 0x10, //2 move.w d0,$10(a0)
389     0x4e, 0x75, // rts
390     0x4a, 0x40, //1 tst.w d0
391     0x6f, 0x04, // ble 3
392     0x42, 0x40, // clr.w d0
393     0x4e, 0x75, // rts
394     0x2f, 0x38, 0x08, 0xfc, //3 move.l $8fc,-(sp)
395     0x4e, 0x75, // rts
396    
397     // Close()
398     0x70, 0xe8, // moveq #-24,d0
399     0x4e, 0x75 // rts
400     };
401    
402     static const uint8 cdrom_driver[] = { // CD-ROM driver
403     // Driver header
404     CDROMDriverFlags >> 8, CDROMDriverFlags & 0xff, 0, 0, 0, 0, 0, 0,
405     0x00, 0x1c, // Open() offset
406     0x00, 0x20, // Prime() offset
407     0x00, 0x24, // Control() offset
408     0x00, 0x30, // Status() offset
409     0x00, 0x56, // Close() offset
410     0x08, 0x2e, 0x41, 0x70, 0x70, 0x6c, 0x65, 0x43, 0x44, 0x00, // ".AppleCD"
411    
412     // Open()
413     M68K_EMUL_OP_CDROM_OPEN >> 8, M68K_EMUL_OP_CDROM_OPEN & 0xff,
414     0x4e, 0x75, // rts
415    
416     // Prime()
417     M68K_EMUL_OP_CDROM_PRIME >> 8, M68K_EMUL_OP_CDROM_PRIME & 0xff,
418     0x60, 0x0e, // bra IOReturn
419    
420     // Control()
421     M68K_EMUL_OP_CDROM_CONTROL >> 8, M68K_EMUL_OP_CDROM_CONTROL & 0xff,
422     0x0c, 0x68, 0x00, 0x01, 0x00, 0x1a, // cmp.w #1,$1a(a0)
423     0x66, 0x04, // bne IOReturn
424     0x4e, 0x75, // rts
425    
426     // Status()
427     M68K_EMUL_OP_CDROM_STATUS >> 8, M68K_EMUL_OP_CDROM_STATUS & 0xff,
428    
429     // IOReturn
430     0x32, 0x28, 0x00, 0x06, // move.w 6(a0),d1
431     0x08, 0x01, 0x00, 0x09, // btst #9,d1
432     0x67, 0x0c, // beq 1
433     0x4a, 0x40, // tst.w d0
434     0x6f, 0x02, // ble 2
435     0x42, 0x40, // clr.w d0
436     0x31, 0x40, 0x00, 0x10, //2 move.w d0,$10(a0)
437     0x4e, 0x75, // rts
438     0x4a, 0x40, //1 tst.w d0
439     0x6f, 0x04, // ble 3
440     0x42, 0x40, // clr.w d0
441     0x4e, 0x75, // rts
442     0x2f, 0x38, 0x08, 0xfc, //3 move.l $8fc,-(sp)
443     0x4e, 0x75, // rts
444    
445     // Close()
446     0x70, 0xe8, // moveq #-24,d0
447     0x4e, 0x75 // rts
448     };
449    
450 gbeauche 1.7 #if EMULATED_PPC
451     #define SERIAL_TRAMPOLINES 1
452 gbeauche 1.10 static uint32 serial_nothing_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_NOTHING)), 0};
453     static uint32 serial_open_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_OPEN)), 0};
454     static uint32 serial_prime_in_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_PRIME_IN)), 0};
455     static uint32 serial_prime_out_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_PRIME_OUT)), 0};
456     static uint32 serial_control_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_CONTROL)), 0};
457     static uint32 serial_status_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_STATUS)), 0};
458     static uint32 serial_close_tvect[2] = {tswap32(POWERPC_NATIVE_OP_FUNC(NATIVE_SERIAL_CLOSE)), 0};
459 gbeauche 1.7 #elif defined(__linux__)
460     #define SERIAL_TRAMPOLINES 1
461 cebix 1.1 static uint32 serial_nothing_tvect[2] = {(uint32)SerialNothing, 0};
462     static uint32 serial_open_tvect[2] = {(uint32)SerialOpen, 0};
463     static uint32 serial_prime_in_tvect[2] = {(uint32)SerialPrimeIn, 0};
464     static uint32 serial_prime_out_tvect[2] = {(uint32)SerialPrimeOut, 0};
465     static uint32 serial_control_tvect[2] = {(uint32)SerialControl, 0};
466     static uint32 serial_status_tvect[2] = {(uint32)SerialStatus, 0};
467     static uint32 serial_close_tvect[2] = {(uint32)SerialClose, 0};
468     #endif
469    
470     static const uint32 ain_driver[] = { // .AIn driver header
471     0x4d000000, 0x00000000,
472     0x00200040, 0x00600080,
473     0x00a0042e, 0x41496e00,
474     0x00000000, 0x00000000,
475     0xaafe0700, 0x00000000,
476     0x00000000, 0x00179822,
477 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
478 cebix 1.1 0x00010004, (uint32)serial_nothing_tvect,
479     #else
480     0x00010004, (uint32)SerialNothing,
481     #endif
482     0x00000000, 0x00000000,
483     0xaafe0700, 0x00000000,
484     0x00000000, 0x00179822,
485 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
486 cebix 1.1 0x00010004, (uint32)serial_prime_in_tvect,
487     #else
488     0x00010004, (uint32)SerialPrimeIn,
489     #endif
490     0x00000000, 0x00000000,
491     0xaafe0700, 0x00000000,
492     0x00000000, 0x00179822,
493 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
494 cebix 1.1 0x00010004, (uint32)serial_control_tvect,
495     #else
496     0x00010004, (uint32)SerialControl,
497     #endif
498     0x00000000, 0x00000000,
499     0xaafe0700, 0x00000000,
500     0x00000000, 0x00179822,
501 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
502 cebix 1.1 0x00010004, (uint32)serial_status_tvect,
503     #else
504     0x00010004, (uint32)SerialStatus,
505     #endif
506     0x00000000, 0x00000000,
507     0xaafe0700, 0x00000000,
508     0x00000000, 0x00179822,
509 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
510 cebix 1.1 0x00010004, (uint32)serial_nothing_tvect,
511     #else
512     0x00010004, (uint32)SerialNothing,
513     #endif
514     0x00000000, 0x00000000,
515     };
516    
517     static const uint32 aout_driver[] = { // .AOut driver header
518     0x4d000000, 0x00000000,
519     0x00200040, 0x00600080,
520     0x00a0052e, 0x414f7574,
521     0x00000000, 0x00000000,
522     0xaafe0700, 0x00000000,
523     0x00000000, 0x00179822,
524 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
525 cebix 1.1 0x00010004, (uint32)serial_open_tvect,
526     #else
527     0x00010004, (uint32)SerialOpen,
528     #endif
529     0x00000000, 0x00000000,
530     0xaafe0700, 0x00000000,
531     0x00000000, 0x00179822,
532 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
533 cebix 1.1 0x00010004, (uint32)serial_prime_out_tvect,
534     #else
535     0x00010004, (uint32)SerialPrimeOut,
536     #endif
537     0x00000000, 0x00000000,
538     0xaafe0700, 0x00000000,
539     0x00000000, 0x00179822,
540 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
541 cebix 1.1 0x00010004, (uint32)serial_control_tvect,
542     #else
543     0x00010004, (uint32)SerialControl,
544     #endif
545     0x00000000, 0x00000000,
546     0xaafe0700, 0x00000000,
547     0x00000000, 0x00179822,
548 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
549 cebix 1.1 0x00010004, (uint32)serial_status_tvect,
550     #else
551     0x00010004, (uint32)SerialStatus,
552     #endif
553     0x00000000, 0x00000000,
554     0xaafe0700, 0x00000000,
555     0x00000000, 0x00179822,
556 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
557 cebix 1.1 0x00010004, (uint32)serial_close_tvect,
558     #else
559     0x00010004, (uint32)SerialClose,
560     #endif
561     0x00000000, 0x00000000,
562     };
563    
564     static const uint32 bin_driver[] = { // .BIn driver header
565     0x4d000000, 0x00000000,
566     0x00200040, 0x00600080,
567     0x00a0042e, 0x42496e00,
568     0x00000000, 0x00000000,
569     0xaafe0700, 0x00000000,
570     0x00000000, 0x00179822,
571 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
572 cebix 1.1 0x00010004, (uint32)serial_nothing_tvect,
573     #else
574     0x00010004, (uint32)SerialNothing,
575     #endif
576     0x00000000, 0x00000000,
577     0xaafe0700, 0x00000000,
578     0x00000000, 0x00179822,
579 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
580 cebix 1.1 0x00010004, (uint32)serial_prime_in_tvect,
581     #else
582     0x00010004, (uint32)SerialPrimeIn,
583     #endif
584     0x00000000, 0x00000000,
585     0xaafe0700, 0x00000000,
586     0x00000000, 0x00179822,
587 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
588 cebix 1.1 0x00010004, (uint32)serial_control_tvect,
589     #else
590     0x00010004, (uint32)SerialControl,
591     #endif
592     0x00000000, 0x00000000,
593     0xaafe0700, 0x00000000,
594     0x00000000, 0x00179822,
595 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
596 cebix 1.1 0x00010004, (uint32)serial_status_tvect,
597     #else
598     0x00010004, (uint32)SerialStatus,
599     #endif
600     0x00000000, 0x00000000,
601     0xaafe0700, 0x00000000,
602     0x00000000, 0x00179822,
603 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
604 cebix 1.1 0x00010004, (uint32)serial_nothing_tvect,
605     #else
606     0x00010004, (uint32)SerialNothing,
607     #endif
608     0x00000000, 0x00000000,
609     };
610    
611     static const uint32 bout_driver[] = { // .BOut driver header
612     0x4d000000, 0x00000000,
613     0x00200040, 0x00600080,
614     0x00a0052e, 0x424f7574,
615     0x00000000, 0x00000000,
616     0xaafe0700, 0x00000000,
617     0x00000000, 0x00179822,
618 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
619 cebix 1.1 0x00010004, (uint32)serial_open_tvect,
620     #else
621     0x00010004, (uint32)SerialOpen,
622     #endif
623     0x00000000, 0x00000000,
624     0xaafe0700, 0x00000000,
625     0x00000000, 0x00179822,
626 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
627 cebix 1.1 0x00010004, (uint32)serial_prime_out_tvect,
628     #else
629     0x00010004, (uint32)SerialPrimeOut,
630     #endif
631     0x00000000, 0x00000000,
632     0xaafe0700, 0x00000000,
633     0x00000000, 0x00179822,
634 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
635 cebix 1.1 0x00010004, (uint32)serial_control_tvect,
636     #else
637     0x00010004, (uint32)SerialControl,
638     #endif
639     0x00000000, 0x00000000,
640     0xaafe0700, 0x00000000,
641     0x00000000, 0x00179822,
642 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
643 cebix 1.1 0x00010004, (uint32)serial_status_tvect,
644     #else
645     0x00010004, (uint32)SerialStatus,
646     #endif
647     0x00000000, 0x00000000,
648     0xaafe0700, 0x00000000,
649     0x00000000, 0x00179822,
650 gbeauche 1.7 #ifdef SERIAL_TRAMPOLINES
651 cebix 1.1 0x00010004, (uint32)serial_close_tvect,
652     #else
653     0x00010004, (uint32)SerialClose,
654     #endif
655     0x00000000, 0x00000000,
656     };
657    
658     static const uint8 adbop_patch[] = { // Call ADBOp() completion procedure
659     // The completion procedure may call ADBOp() again!
660     0x40, 0xe7, // move sr,-(sp)
661     0x00, 0x7c, 0x07, 0x00, // ori #$0700,sr
662     M68K_EMUL_OP_ADBOP >> 8, M68K_EMUL_OP_ADBOP & 0xff,
663     0x48, 0xe7, 0x70, 0xf0, // movem.l d1-d3/a0-a3,-(sp)
664     0x26, 0x48, // move.l a0,a3
665     0x4a, 0xab, 0x00, 0x04, // tst.l 4(a3)
666     0x67, 0x00, 0x00, 0x18, // beq 1
667     0x20, 0x53, // move.l (a3),a0
668     0x22, 0x6b, 0x00, 0x04, // move.l 4(a3),a1
669     0x24, 0x6b, 0x00, 0x08, // move.l 8(a3),a2
670     0x26, 0x78, 0x0c, 0xf8, // move.l $cf8,a3
671     0x4e, 0x91, // jsr (a1)
672     0x70, 0x00, // moveq #0,d0
673     0x60, 0x00, 0x00, 0x04, // bra 2
674     0x70, 0xff, //1 moveq #-1,d0
675     0x4c, 0xdf, 0x0f, 0x0e, //2 movem.l (sp)+,d1-d3/a0-a3
676     0x46, 0xdf, // move (sp)+,sr
677     0x4e, 0x75 // rts
678     };
679    
680    
681     /*
682 gbeauche 1.9 * Copy PowerPC code to ROM image and reverse bytes if necessary
683     */
684    
685     static inline void memcpy_powerpc_code(void *dst, const void *src, size_t len)
686     {
687     #ifdef WORDS_BIGENDIAN
688     (void)memcpy(dst, src, len);
689     #else
690     uint32 *d = (uint32 *)dst;
691     uint32 *s = (uint32 *)src;
692     for (int i = 0; i < len/4; i++)
693     d[i] = htonl(s[i]);
694     #endif
695     }
696    
697    
698     /*
699 cebix 1.1 * Install ROM patches (RAMBase and KernelDataAddr must be set)
700     */
701    
702     bool PatchROM(void)
703     {
704     // Print ROM info
705     D(bug("Checksum: %08lx\n", ntohl(*(uint32 *)ROM_BASE)));
706     D(bug("Version: %04x\n", ntohs(*(uint16 *)(ROM_BASE + 8))));
707     D(bug("Sub Version: %04x\n", ntohs(*(uint16 *)(ROM_BASE + 18))));
708     D(bug("Nanokernel ID: %s\n", (char *)ROM_BASE + 0x30d064));
709     D(bug("Resource Map at %08lx\n", ntohl(*(uint32 *)(ROM_BASE + 26))));
710     D(bug("Trap Tables at %08lx\n\n", ntohl(*(uint32 *)(ROM_BASE + 34))));
711    
712     // Detect ROM type
713     if (!memcmp((void *)(ROM_BASE + 0x30d064), "Boot TNT", 8))
714     ROMType = ROMTYPE_TNT;
715     else if (!memcmp((void *)(ROM_BASE + 0x30d064), "Boot Alchemy", 12))
716     ROMType = ROMTYPE_ALCHEMY;
717     else if (!memcmp((void *)(ROM_BASE + 0x30d064), "Boot Zanzibar", 13))
718     ROMType = ROMTYPE_ZANZIBAR;
719     else if (!memcmp((void *)(ROM_BASE + 0x30d064), "Boot Gazelle", 12))
720     ROMType = ROMTYPE_GAZELLE;
721 gbeauche 1.11 else if (!memcmp((void *)(ROM_BASE + 0x30d064), "Boot Gossamer", 13))
722     ROMType = ROMTYPE_GOSSAMER;
723 cebix 1.1 else if (!memcmp((void *)(ROM_BASE + 0x30d064), "NewWorld", 8))
724     ROMType = ROMTYPE_NEWWORLD;
725     else
726     return false;
727    
728     // Apply patches
729     if (!patch_nanokernel_boot()) return false;
730     if (!patch_68k_emul()) return false;
731     if (!patch_nanokernel()) return false;
732     if (!patch_68k()) return false;
733    
734     #ifdef M68K_BREAK_POINT
735     // Install 68k breakpoint
736     uint16 *wp = (uint16 *)(ROM_BASE + M68K_BREAK_POINT);
737     *wp++ = htons(M68K_EMUL_BREAK);
738     *wp = htons(M68K_EMUL_RETURN);
739     #endif
740    
741     #ifdef POWERPC_BREAK_POINT
742     // Install PowerPC breakpoint
743     uint32 *lp = (uint32 *)(ROM_BASE + POWERPC_BREAK_POINT);
744     *lp = htonl(0);
745     #endif
746    
747     // Copy 68k emulator to 2MB boundary
748     memcpy((void *)(ROM_BASE + ROM_SIZE), (void *)(ROM_BASE + ROM_SIZE - 0x100000), 0x100000);
749     return true;
750     }
751    
752    
753     /*
754     * Nanokernel boot routine patches
755     */
756    
757     static bool patch_nanokernel_boot(void)
758     {
759     uint32 *lp;
760    
761     // ROM boot structure patches
762     lp = (uint32 *)(ROM_BASE + 0x30d000);
763     lp[0x9c >> 2] = htonl(KernelDataAddr); // LA_InfoRecord
764     lp[0xa0 >> 2] = htonl(KernelDataAddr); // LA_KernelData
765     lp[0xa4 >> 2] = htonl(KernelDataAddr + 0x1000); // LA_EmulatorData
766     lp[0xa8 >> 2] = htonl(ROM_BASE + 0x480000); // LA_DispatchTable
767     lp[0xac >> 2] = htonl(ROM_BASE + 0x460000); // LA_EmulatorCode
768     lp[0x360 >> 2] = htonl(0); // Physical RAM base (? on NewWorld ROM, this contains -1)
769     lp[0xfd8 >> 2] = htonl(ROM_BASE + 0x2a); // 68k reset vector
770    
771     // Skip SR/BAT/SDR init
772 gbeauche 1.11 if (ROMType == ROMTYPE_GAZELLE || ROMType == ROMTYPE_GOSSAMER || ROMType == ROMTYPE_NEWWORLD) {
773 cebix 1.1 lp = (uint32 *)(ROM_BASE + 0x310000);
774     *lp++ = htonl(POWERPC_NOP);
775     *lp = htonl(0x38000000);
776     }
777 gbeauche 1.11 static const uint32 sr_init_loc[] = {0x3101b0, 0x3101b0, 0x3101b0, 0x3101ec, 0x3101fc, 0x310200};
778 cebix 1.1 lp = (uint32 *)(ROM_BASE + 0x310008);
779     *lp = htonl(0x48000000 | (sr_init_loc[ROMType] - 8) & 0xffff); // b ROM_BASE+0x3101b0
780     lp = (uint32 *)(ROM_BASE + sr_init_loc[ROMType]);
781     *lp++ = htonl(0x80200000 + XLM_KERNEL_DATA); // lwz r1,(pointer to Kernel Data)
782     *lp++ = htonl(0x3da0dead); // lis r13,0xdead (start of kernel memory)
783     *lp++ = htonl(0x3dc00010); // lis r14,0x0010 (size of page table)
784     *lp = htonl(0x3de00010); // lis r15,0x0010 (size of kernel memory)
785    
786     // Don't read PVR
787 gbeauche 1.11 static const uint32 pvr_loc[] = {0x3103b0, 0x3103b4, 0x3103b4, 0x310400, 0x310430, 0x310438};
788 cebix 1.1 lp = (uint32 *)(ROM_BASE + pvr_loc[ROMType]);
789     *lp = htonl(0x81800000 + XLM_PVR); // lwz r12,(theoretical PVR)
790    
791     // Set CPU specific data (even if ROM doesn't have support for that CPU)
792     lp = (uint32 *)(ROM_BASE + pvr_loc[ROMType]);
793     if (ntohl(lp[6]) != 0x2c0c0001)
794     return false;
795     uint32 ofs = ntohl(lp[7]) & 0xffff;
796     D(bug("ofs %08lx\n", ofs));
797     lp[8] = htonl((ntohl(lp[8]) & 0xffff) | 0x48000000); // beq -> b
798     uint32 loc = (ntohl(lp[8]) & 0xffff) + (uint32)(lp+8) - ROM_BASE;
799     D(bug("loc %08lx\n", loc));
800     lp = (uint32 *)(ROM_BASE + ofs + 0x310000);
801     switch (PVR >> 16) {
802     case 1: // 601
803     lp[0] = htonl(0x1000); // Page size
804     lp[1] = htonl(0x8000); // Data cache size
805     lp[2] = htonl(0x8000); // Inst cache size
806     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
807     lp[4] = htonl(0x00010040); // Unified caches/Inst cache line size
808     lp[5] = htonl(0x00400020); // Data cache line size/Data cache block size touch
809     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
810     lp[7] = htonl(0x00080008); // Inst cache assoc/Data cache assoc
811     lp[8] = htonl(0x01000002); // TLB total size/TLB assoc
812     break;
813     case 3: // 603
814     lp[0] = htonl(0x1000); // Page size
815     lp[1] = htonl(0x2000); // Data cache size
816     lp[2] = htonl(0x2000); // Inst cache size
817     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
818     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
819     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
820     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
821     lp[7] = htonl(0x00020002); // Inst cache assoc/Data cache assoc
822     lp[8] = htonl(0x00400002); // TLB total size/TLB assoc
823     break;
824     case 4: // 604
825     lp[0] = htonl(0x1000); // Page size
826     lp[1] = htonl(0x4000); // Data cache size
827     lp[2] = htonl(0x4000); // Inst cache size
828     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
829     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
830     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
831     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
832     lp[7] = htonl(0x00040004); // Inst cache assoc/Data cache assoc
833     lp[8] = htonl(0x00800002); // TLB total size/TLB assoc
834     break;
835     // case 5: // 740?
836     case 6: // 603e
837     case 7: // 603ev
838     lp[0] = htonl(0x1000); // Page size
839     lp[1] = htonl(0x4000); // Data cache size
840     lp[2] = htonl(0x4000); // Inst cache size
841     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
842     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
843     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
844     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
845     lp[7] = htonl(0x00040004); // Inst cache assoc/Data cache assoc
846     lp[8] = htonl(0x00400002); // TLB total size/TLB assoc
847     break;
848     case 8: // 750
849     lp[0] = htonl(0x1000); // Page size
850     lp[1] = htonl(0x8000); // Data cache size
851     lp[2] = htonl(0x8000); // Inst cache size
852     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
853     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
854     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
855     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
856     lp[7] = htonl(0x00080008); // Inst cache assoc/Data cache assoc
857     lp[8] = htonl(0x00800002); // TLB total size/TLB assoc
858     break;
859     case 9: // 604e
860     case 10: // 604ev5
861     lp[0] = htonl(0x1000); // Page size
862     lp[1] = htonl(0x8000); // Data cache size
863     lp[2] = htonl(0x8000); // Inst cache size
864     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
865     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
866     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
867     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
868     lp[7] = htonl(0x00040004); // Inst cache assoc/Data cache assoc
869     lp[8] = htonl(0x00800002); // TLB total size/TLB assoc
870     break;
871     // case 11: // X704?
872     case 12: // ???
873     lp[0] = htonl(0x1000); // Page size
874     lp[1] = htonl(0x8000); // Data cache size
875     lp[2] = htonl(0x8000); // Inst cache size
876     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
877     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
878     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
879     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
880     lp[7] = htonl(0x00080008); // Inst cache assoc/Data cache assoc
881     lp[8] = htonl(0x00800002); // TLB total size/TLB assoc
882     break;
883     case 13: // ???
884     lp[0] = htonl(0x1000); // Page size
885     lp[1] = htonl(0x8000); // Data cache size
886     lp[2] = htonl(0x8000); // Inst cache size
887     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
888     lp[4] = htonl(0x00000020); // Unified caches/Inst cache line size
889     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
890     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
891     lp[7] = htonl(0x00080008); // Inst cache assoc/Data cache assoc
892     lp[8] = htonl(0x01000004); // TLB total size/TLB assoc
893     break;
894     // case 50: // 821
895     // case 80: // 860
896     case 96: // ???
897     lp[0] = htonl(0x1000); // Page size
898     lp[1] = htonl(0x8000); // Data cache size
899     lp[2] = htonl(0x8000); // Inst cache size
900     lp[3] = htonl(0x00200020); // Coherency block size/Reservation granule size
901     lp[4] = htonl(0x00010020); // Unified caches/Inst cache line size
902     lp[5] = htonl(0x00200020); // Data cache line size/Data cache block size touch
903     lp[6] = htonl(0x00200020); // Inst cache block size/Data cache block size
904     lp[7] = htonl(0x00080008); // Inst cache assoc/Data cache assoc
905     lp[8] = htonl(0x00800004); // TLB total size/TLB assoc
906     break;
907     default:
908     printf("WARNING: Unknown CPU type\n");
909     break;
910     }
911    
912     // Don't set SPRG3, don't test MQ
913     lp = (uint32 *)(ROM_BASE + loc + 0x20);
914     *lp++ = htonl(POWERPC_NOP);
915     lp++;
916     *lp++ = htonl(POWERPC_NOP);
917     lp++;
918     *lp = htonl(POWERPC_NOP);
919    
920     // Don't read MSR
921     lp = (uint32 *)(ROM_BASE + loc + 0x40);
922     *lp = htonl(0x39c00000); // li r14,0
923    
924     // Don't write to DEC
925     lp = (uint32 *)(ROM_BASE + loc + 0x70);
926     *lp++ = htonl(POWERPC_NOP);
927     loc = (ntohl(lp[0]) & 0xffff) + (uint32)lp - ROM_BASE;
928     D(bug("loc %08lx\n", loc));
929    
930     // Don't set SPRG3
931     lp = (uint32 *)(ROM_BASE + loc + 0x2c);
932     *lp = htonl(POWERPC_NOP);
933    
934     // Don't read PVR
935 gbeauche 1.11 static const uint32 pvr_ofs[] = {0x138, 0x138, 0x138, 0x140, 0x148, 0x148};
936 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + pvr_ofs[ROMType]);
937     *lp = htonl(0x82e00000 + XLM_PVR); // lwz r23,(theoretical PVR)
938     lp = (uint32 *)(ROM_BASE + loc + 0x170);
939 gbeauche 1.11 if (ntohl(*lp) == 0x7eff42a6) // NewWorld or Gossamer ROM
940 cebix 1.1 *lp = htonl(0x82e00000 + XLM_PVR); // lwz r23,(theoretical PVR)
941     lp = (uint32 *)(ROM_BASE + 0x313134);
942     if (ntohl(*lp) == 0x7e5f42a6)
943     *lp = htonl(0x82400000 + XLM_PVR); // lwz r18,(theoretical PVR)
944     lp = (uint32 *)(ROM_BASE + 0x3131f4);
945     if (ntohl(*lp) == 0x7e5f42a6) // NewWorld ROM
946     *lp = htonl(0x82400000 + XLM_PVR); // lwz r18,(theoretical PVR)
947 gbeauche 1.4 lp = (uint32 *)(ROM_BASE + 0x314600);
948     if (ntohl(*lp) == 0x7d3f42a6)
949     *lp = htonl(0x81200000 + XLM_PVR); // lzw r9,(theoritical PVR)
950 cebix 1.1
951     // Don't read SDR1
952 gbeauche 1.11 static const uint32 sdr1_ofs[] = {0x174, 0x174, 0x174, 0x17c, 0x19c, 0x19c};
953 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + sdr1_ofs[ROMType]);
954     *lp++ = htonl(0x3d00dead); // lis r8,0xdead (pointer to page table)
955     *lp++ = htonl(0x3ec0001f); // lis r22,0x001f (size of page table)
956     *lp = htonl(POWERPC_NOP);
957    
958     // Don't clear page table
959 gbeauche 1.11 static const uint32 pgtb_ofs[] = {0x198, 0x198, 0x198, 0x1a0, 0x1c0, 0x1c4};
960 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + pgtb_ofs[ROMType]);
961     *lp = htonl(POWERPC_NOP);
962    
963     // Don't invalidate TLB
964 gbeauche 1.11 static const uint32 tlb_ofs[] = {0x1a0, 0x1a0, 0x1a0, 0x1a8, 0x1c8, 0x1cc};
965 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + tlb_ofs[ROMType]);
966     *lp = htonl(POWERPC_NOP);
967    
968     // Don't create RAM descriptor table
969 gbeauche 1.11 static const uint32 desc_ofs[] = {0x350, 0x350, 0x350, 0x358, 0x378, 0x37c};
970 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + desc_ofs[ROMType]);
971     *lp = htonl(POWERPC_NOP);
972    
973     // Don't load SRs and BATs
974 gbeauche 1.11 static const uint32 sr_ofs[] = {0x3d8, 0x3d8, 0x3d8, 0x3e0, 0x400, 0x404};
975 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + sr_ofs[ROMType]);
976     *lp = htonl(POWERPC_NOP);
977    
978     // Don't mess with SRs
979 gbeauche 1.11 static const uint32 sr2_ofs[] = {0x312118, 0x312118, 0x312118, 0x312118, 0x312118, 0x3121b4};
980 cebix 1.1 lp = (uint32 *)(ROM_BASE + sr2_ofs[ROMType]);
981     *lp = htonl(POWERPC_BLR);
982    
983     // Don't check performance monitor
984 gbeauche 1.11 static const uint32 pm_ofs[] = {0x313148, 0x313148, 0x313148, 0x313148, 0x313158, 0x313218};
985 cebix 1.1 lp = (uint32 *)(ROM_BASE + pm_ofs[ROMType]);
986     while (ntohl(*lp) != 0x7e58eba6) lp++;
987     *lp++ = htonl(POWERPC_NOP);
988     while (ntohl(*lp) != 0x7e78eaa6) lp++;
989     *lp++ = htonl(POWERPC_NOP);
990     while (ntohl(*lp) != 0x7e59eba6) lp++;
991     *lp++ = htonl(POWERPC_NOP);
992     while (ntohl(*lp) != 0x7e79eaa6) lp++;
993     *lp++ = htonl(POWERPC_NOP);
994     while (ntohl(*lp) != 0x7e5aeba6) lp++;
995     *lp++ = htonl(POWERPC_NOP);
996     while (ntohl(*lp) != 0x7e7aeaa6) lp++;
997     *lp++ = htonl(POWERPC_NOP);
998     while (ntohl(*lp) != 0x7e5beba6) lp++;
999     *lp++ = htonl(POWERPC_NOP);
1000     while (ntohl(*lp) != 0x7e7beaa6) lp++;
1001     *lp++ = htonl(POWERPC_NOP);
1002     while (ntohl(*lp) != 0x7e5feba6) lp++;
1003     *lp++ = htonl(POWERPC_NOP);
1004     while (ntohl(*lp) != 0x7e7feaa6) lp++;
1005     *lp++ = htonl(POWERPC_NOP);
1006     while (ntohl(*lp) != 0x7e5ceba6) lp++;
1007     *lp++ = htonl(POWERPC_NOP);
1008     while (ntohl(*lp) != 0x7e7ceaa6) lp++;
1009     *lp++ = htonl(POWERPC_NOP);
1010     while (ntohl(*lp) != 0x7e5deba6) lp++;
1011     *lp++ = htonl(POWERPC_NOP);
1012     while (ntohl(*lp) != 0x7e7deaa6) lp++;
1013     *lp++ = htonl(POWERPC_NOP);
1014     while (ntohl(*lp) != 0x7e5eeba6) lp++;
1015     *lp++ = htonl(POWERPC_NOP);
1016     while (ntohl(*lp) != 0x7e7eeaa6) lp++;
1017     *lp++ = htonl(POWERPC_NOP);
1018    
1019     // Jump to 68k emulator
1020 gbeauche 1.11 static const uint32 jump68k_ofs[] = {0x40c, 0x40c, 0x40c, 0x414, 0x434, 0x438};
1021 cebix 1.1 lp = (uint32 *)(ROM_BASE + loc + jump68k_ofs[ROMType]);
1022     *lp++ = htonl(0x80610634); // lwz r3,0x0634(r1) (pointer to Emulator Data)
1023     *lp++ = htonl(0x8081119c); // lwz r4,0x119c(r1) (pointer to opcode table)
1024     *lp++ = htonl(0x80011184); // lwz r0,0x1184(r1) (pointer to emulator init routine)
1025     *lp++ = htonl(0x7c0903a6); // mtctr r0
1026     *lp = htonl(POWERPC_BCTR);
1027     return true;
1028     }
1029    
1030    
1031     /*
1032     * 68k emulator patches
1033     */
1034    
1035     static bool patch_68k_emul(void)
1036     {
1037     uint32 *lp;
1038     uint32 base;
1039    
1040     // Overwrite twi instructions
1041 gbeauche 1.11 static const uint32 twi_loc[] = {0x36e680, 0x36e6c0, 0x36e6c0, 0x36e6c0, 0x36e740, 0x36e740};
1042 cebix 1.1 base = twi_loc[ROMType];
1043     lp = (uint32 *)(ROM_BASE + base);
1044     *lp++ = htonl(0x48000000 + 0x36f900 - base); // b 0x36f900 (Emulator start)
1045     *lp++ = htonl(0x48000000 + 0x36fa00 - base - 4); // b 0x36fa00 (Mixed mode)
1046     *lp++ = htonl(0x48000000 + 0x36fb00 - base - 8); // b 0x36fb00 (Reset/FC1E opcode)
1047     *lp++ = htonl(0x48000000 + 0x36fc00 - base - 12); // FE0A opcode
1048     *lp++ = htonl(POWERPC_ILLEGAL); // Interrupt
1049     *lp++ = htonl(POWERPC_ILLEGAL); // ?
1050     *lp++ = htonl(POWERPC_ILLEGAL);
1051     *lp++ = htonl(POWERPC_ILLEGAL);
1052     *lp++ = htonl(POWERPC_ILLEGAL);
1053     *lp++ = htonl(POWERPC_ILLEGAL);
1054     *lp++ = htonl(POWERPC_ILLEGAL);
1055     *lp++ = htonl(POWERPC_ILLEGAL);
1056     *lp++ = htonl(POWERPC_ILLEGAL);
1057     *lp++ = htonl(POWERPC_ILLEGAL);
1058     *lp++ = htonl(POWERPC_ILLEGAL);
1059     *lp = htonl(POWERPC_ILLEGAL);
1060    
1061     #if EMULATED_PPC
1062 gbeauche 1.7 // Install EMUL_RETURN, EXEC_RETURN, EXEC_NATIVE and EMUL_OP opcodes
1063 cebix 1.1 lp = (uint32 *)(ROM_BASE + 0x380000 + (M68K_EMUL_RETURN << 3));
1064     *lp++ = htonl(POWERPC_EMUL_OP);
1065     *lp++ = htonl(0x4bf66e80); // b 0x366084
1066     *lp++ = htonl(POWERPC_EMUL_OP | 1);
1067     *lp++ = htonl(0x4bf66e78); // b 0x366084
1068 gbeauche 1.7 *lp++ = htonl(POWERPC_EMUL_OP | 2);
1069     *lp++ = htonl(0x4bf66e70); // b 0x366084
1070 cebix 1.1 for (int i=0; i<OP_MAX; i++) {
1071 gbeauche 1.7 *lp++ = htonl(POWERPC_EMUL_OP | (i + 3));
1072     *lp++ = htonl(0x4bf66e68 - i*8); // b 0x366084
1073 cebix 1.1 }
1074     #else
1075     // Install EMUL_RETURN, EXEC_RETURN and EMUL_OP opcodes
1076     lp = (uint32 *)(ROM_BASE + 0x380000 + (M68K_EMUL_RETURN << 3));
1077     *lp++ = htonl(0x80000000 + XLM_EMUL_RETURN_PROC); // lwz r0,XLM_EMUL_RETURN_PROC
1078     *lp++ = htonl(0x4bf705fc); // b 0x36f800
1079     *lp++ = htonl(0x80000000 + XLM_EXEC_RETURN_PROC); // lwz r0,XLM_EXEC_RETURN_PROC
1080     *lp++ = htonl(0x4bf705f4); // b 0x36f800
1081 gbeauche 1.7 *lp++ = htonl(0x00dead00); // Let SheepShaver crash, since
1082     *lp++ = htonl(0x00beef00); // no native opcode is available
1083 cebix 1.1 for (int i=0; i<OP_MAX; i++) {
1084     *lp++ = htonl(0x38a00000 + i); // li r5,OP_*
1085 gbeauche 1.7 *lp++ = htonl(0x4bf705ec - i*8); // b 0x36f808
1086 cebix 1.1 }
1087    
1088     // Extra routines for EMUL_RETURN/EXEC_RETURN/EMUL_OP
1089     lp = (uint32 *)(ROM_BASE + 0x36f800);
1090     *lp++ = htonl(0x7c0803a6); // mtlr r0
1091     *lp++ = htonl(0x4e800020); // blr
1092    
1093     *lp++ = htonl(0x80000000 + XLM_EMUL_OP_PROC); // lwz r0,XLM_EMUL_OP_PROC
1094     *lp++ = htonl(0x7c0803a6); // mtlr r0
1095     *lp = htonl(0x4e800020); // blr
1096     #endif
1097    
1098     // Extra routine for 68k emulator start
1099     lp = (uint32 *)(ROM_BASE + 0x36f900);
1100     *lp++ = htonl(0x7c2903a6); // mtctr r1
1101 gbeauche 1.8 #if EMULATED_PPC
1102     *lp++ = POWERPC_NATIVE_OP(NATIVE_DISABLE_INTERRUPT);
1103     #else
1104 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_IRQ_NEST); // lwz r1,XLM_IRQ_NEST
1105     *lp++ = htonl(0x38210001); // addi r1,r1,1
1106     *lp++ = htonl(0x90200000 + XLM_IRQ_NEST); // stw r1,XLM_IRQ_NEST
1107 gbeauche 1.8 #endif
1108 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_KERNEL_DATA);// lwz r1,XLM_KERNEL_DATA
1109     *lp++ = htonl(0x90c10018); // stw r6,0x18(r1)
1110     *lp++ = htonl(0x7cc902a6); // mfctr r6
1111     *lp++ = htonl(0x90c10004); // stw r6,$0004(r1)
1112     *lp++ = htonl(0x80c1065c); // lwz r6,$065c(r1)
1113     *lp++ = htonl(0x90e6013c); // stw r7,$013c(r6)
1114     *lp++ = htonl(0x91060144); // stw r8,$0144(r6)
1115     *lp++ = htonl(0x9126014c); // stw r9,$014c(r6)
1116     *lp++ = htonl(0x91460154); // stw r10,$0154(r6)
1117     *lp++ = htonl(0x9166015c); // stw r11,$015c(r6)
1118     *lp++ = htonl(0x91860164); // stw r12,$0164(r6)
1119     *lp++ = htonl(0x91a6016c); // stw r13,$016c(r6)
1120     *lp++ = htonl(0x7da00026); // mfcr r13
1121     *lp++ = htonl(0x80e10660); // lwz r7,$0660(r1)
1122     *lp++ = htonl(0x7d8802a6); // mflr r12
1123     *lp++ = htonl(0x50e74001); // rlwimi. r7,r7,8,$80000000
1124     *lp++ = htonl(0x814105f0); // lwz r10,0x05f0(r1)
1125     *lp++ = htonl(0x7d4803a6); // mtlr r10
1126     *lp++ = htonl(0x7d8a6378); // mr r10,r12
1127     *lp++ = htonl(0x3d600002); // lis r11,0x0002
1128     *lp++ = htonl(0x616bf072); // ori r11,r11,0xf072 (MSR)
1129     *lp++ = htonl(0x50e7deb4); // rlwimi r7,r7,27,$00000020
1130     *lp = htonl(0x4e800020); // blr
1131    
1132     // Extra routine for Mixed Mode
1133     lp = (uint32 *)(ROM_BASE + 0x36fa00);
1134     *lp++ = htonl(0x7c2903a6); // mtctr r1
1135 gbeauche 1.8 #if EMULATED_PPC
1136     *lp++ = POWERPC_NATIVE_OP(NATIVE_DISABLE_INTERRUPT);
1137     #else
1138 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_IRQ_NEST); // lwz r1,XLM_IRQ_NEST
1139     *lp++ = htonl(0x38210001); // addi r1,r1,1
1140     *lp++ = htonl(0x90200000 + XLM_IRQ_NEST); // stw r1,XLM_IRQ_NEST
1141 gbeauche 1.8 #endif
1142 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_KERNEL_DATA);// lwz r1,XLM_KERNEL_DATA
1143     *lp++ = htonl(0x90c10018); // stw r6,0x18(r1)
1144     *lp++ = htonl(0x7cc902a6); // mfctr r6
1145     *lp++ = htonl(0x90c10004); // stw r6,$0004(r1)
1146     *lp++ = htonl(0x80c1065c); // lwz r6,$065c(r1)
1147     *lp++ = htonl(0x90e6013c); // stw r7,$013c(r6)
1148     *lp++ = htonl(0x91060144); // stw r8,$0144(r6)
1149     *lp++ = htonl(0x9126014c); // stw r9,$014c(r6)
1150     *lp++ = htonl(0x91460154); // stw r10,$0154(r6)
1151     *lp++ = htonl(0x9166015c); // stw r11,$015c(r6)
1152     *lp++ = htonl(0x91860164); // stw r12,$0164(r6)
1153     *lp++ = htonl(0x91a6016c); // stw r13,$016c(r6)
1154     *lp++ = htonl(0x7da00026); // mfcr r13
1155     *lp++ = htonl(0x80e10660); // lwz r7,$0660(r1)
1156     *lp++ = htonl(0x7d8802a6); // mflr r12
1157     *lp++ = htonl(0x50e74001); // rlwimi. r7,r7,8,$80000000
1158     *lp++ = htonl(0x814105f4); // lwz r10,0x05f4(r1)
1159     *lp++ = htonl(0x7d4803a6); // mtlr r10
1160     *lp++ = htonl(0x7d8a6378); // mr r10,r12
1161     *lp++ = htonl(0x3d600002); // lis r11,0x0002
1162     *lp++ = htonl(0x616bf072); // ori r11,r11,0xf072 (MSR)
1163     *lp++ = htonl(0x50e7deb4); // rlwimi r7,r7,27,$00000020
1164     *lp = htonl(0x4e800020); // blr
1165    
1166     // Extra routine for Reset/FC1E opcode
1167 gbeauche 1.4 lp = (uint32 *)(ROM_BASE + 0x36fb00);
1168 cebix 1.1 *lp++ = htonl(0x7c2903a6); // mtctr r1
1169 gbeauche 1.8 #if EMULATED_PPC
1170     *lp++ = POWERPC_NATIVE_OP(NATIVE_DISABLE_INTERRUPT);
1171     #else
1172 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_IRQ_NEST); // lwz r1,XLM_IRQ_NEST
1173     *lp++ = htonl(0x38210001); // addi r1,r1,1
1174     *lp++ = htonl(0x90200000 + XLM_IRQ_NEST); // stw r1,XLM_IRQ_NEST
1175 gbeauche 1.8 #endif
1176 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_KERNEL_DATA);// lwz r1,XLM_KERNEL_DATA
1177     *lp++ = htonl(0x90c10018); // stw r6,0x18(r1)
1178     *lp++ = htonl(0x7cc902a6); // mfctr r6
1179     *lp++ = htonl(0x90c10004); // stw r6,$0004(r1)
1180     *lp++ = htonl(0x80c1065c); // lwz r6,$065c(r1)
1181     *lp++ = htonl(0x90e6013c); // stw r7,$013c(r6)
1182     *lp++ = htonl(0x91060144); // stw r8,$0144(r6)
1183     *lp++ = htonl(0x9126014c); // stw r9,$014c(r6)
1184     *lp++ = htonl(0x91460154); // stw r10,$0154(r6)
1185     *lp++ = htonl(0x9166015c); // stw r11,$015c(r6)
1186     *lp++ = htonl(0x91860164); // stw r12,$0164(r6)
1187     *lp++ = htonl(0x91a6016c); // stw r13,$016c(r6)
1188     *lp++ = htonl(0x7da00026); // mfcr r13
1189     *lp++ = htonl(0x80e10660); // lwz r7,$0660(r1)
1190     *lp++ = htonl(0x7d8802a6); // mflr r12
1191     *lp++ = htonl(0x50e74001); // rlwimi. r7,r7,8,$80000000
1192 gbeauche 1.4 *lp++ = htonl(0x814105f8); // lwz r10,0x05f8(r1)
1193 cebix 1.1 *lp++ = htonl(0x7d4803a6); // mtlr r10
1194     *lp++ = htonl(0x7d8a6378); // mr r10,r12
1195     *lp++ = htonl(0x3d600002); // lis r11,0x0002
1196     *lp++ = htonl(0x616bf072); // ori r11,r11,0xf072 (MSR)
1197     *lp++ = htonl(0x50e7deb4); // rlwimi r7,r7,27,$00000020
1198     *lp = htonl(0x4e800020); // blr
1199    
1200     // Extra routine for FE0A opcode (QuickDraw 3D needs this)
1201     lp = (uint32 *)(ROM_BASE + 0x36fc00);
1202     *lp++ = htonl(0x7c2903a6); // mtctr r1
1203 gbeauche 1.8 #if EMULATED_PPC
1204     *lp++ = POWERPC_NATIVE_OP(NATIVE_DISABLE_INTERRUPT);
1205     #else
1206 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_IRQ_NEST); // lwz r1,XLM_IRQ_NEST
1207     *lp++ = htonl(0x38210001); // addi r1,r1,1
1208     *lp++ = htonl(0x90200000 + XLM_IRQ_NEST); // stw r1,XLM_IRQ_NEST
1209 gbeauche 1.8 #endif
1210 cebix 1.1 *lp++ = htonl(0x80200000 + XLM_KERNEL_DATA);// lwz r1,XLM_KERNEL_DATA
1211     *lp++ = htonl(0x90c10018); // stw r6,0x18(r1)
1212     *lp++ = htonl(0x7cc902a6); // mfctr r6
1213     *lp++ = htonl(0x90c10004); // stw r6,$0004(r1)
1214     *lp++ = htonl(0x80c1065c); // lwz r6,$065c(r1)
1215     *lp++ = htonl(0x90e6013c); // stw r7,$013c(r6)
1216     *lp++ = htonl(0x91060144); // stw r8,$0144(r6)
1217     *lp++ = htonl(0x9126014c); // stw r9,$014c(r6)
1218     *lp++ = htonl(0x91460154); // stw r10,$0154(r6)
1219     *lp++ = htonl(0x9166015c); // stw r11,$015c(r6)
1220     *lp++ = htonl(0x91860164); // stw r12,$0164(r6)
1221     *lp++ = htonl(0x91a6016c); // stw r13,$016c(r6)
1222     *lp++ = htonl(0x7da00026); // mfcr r13
1223     *lp++ = htonl(0x80e10660); // lwz r7,$0660(r1)
1224     *lp++ = htonl(0x7d8802a6); // mflr r12
1225     *lp++ = htonl(0x50e74001); // rlwimi. r7,r7,8,$80000000
1226 gbeauche 1.4 *lp++ = htonl(0x814105fc); // lwz r10,0x05fc(r1)
1227 cebix 1.1 *lp++ = htonl(0x7d4803a6); // mtlr r10
1228     *lp++ = htonl(0x7d8a6378); // mr r10,r12
1229     *lp++ = htonl(0x3d600002); // lis r11,0x0002
1230     *lp++ = htonl(0x616bf072); // ori r11,r11,0xf072 (MSR)
1231     *lp++ = htonl(0x50e7deb4); // rlwimi r7,r7,27,$00000020
1232     *lp = htonl(0x4e800020); // blr
1233    
1234     // Patch DR emulator to jump to right address when an interrupt occurs
1235     lp = (uint32 *)(ROM_BASE + 0x370000);
1236     while (lp < (uint32 *)(ROM_BASE + 0x380000)) {
1237     if (ntohl(*lp) == 0x4ca80020) // bclr 5,8
1238     goto dr_found;
1239     lp++;
1240     }
1241     D(bug("DR emulator patch location not found\n"));
1242     return false;
1243     dr_found:
1244     lp++;
1245     *lp = htonl(0x48000000 + 0xf000 - (((uint32)lp - ROM_BASE) & 0xffff)); // b DR_CACHE_BASE+0x1f000
1246     lp = (uint32 *)(ROM_BASE + 0x37f000);
1247     *lp++ = htonl(0x3c000000 + ((ROM_BASE + 0x46d0a4) >> 16)); // lis r0,xxx
1248     *lp++ = htonl(0x60000000 + ((ROM_BASE + 0x46d0a4) & 0xffff)); // ori r0,r0,xxx
1249     *lp++ = htonl(0x7c0903a6); // mtctr r0
1250     *lp = htonl(POWERPC_BCTR); // bctr
1251     return true;
1252     }
1253    
1254    
1255     /*
1256     * Nanokernel patches
1257     */
1258    
1259     static bool patch_nanokernel(void)
1260     {
1261     uint32 *lp;
1262    
1263     // Patch Mixed Mode trap
1264     lp = (uint32 *)(ROM_BASE + 0x313c90); // Don't translate virtual->physical
1265     while (ntohl(*lp) != 0x3ba10320) lp++;
1266     lp++;
1267     *lp++ = htonl(0x7f7fdb78); // mr r31,r27
1268     lp++;
1269     *lp = htonl(POWERPC_NOP);
1270    
1271     lp = (uint32 *)(ROM_BASE + 0x313c3c); // Don't activate PPC exception table
1272     while (ntohl(*lp) != 0x39010420) lp++;
1273     *lp++ = htonl(0x39000000 + MODE_NATIVE); // li r8,MODE_NATIVE
1274     *lp = htonl(0x91000000 + XLM_RUN_MODE); // stw r8,XLM_RUN_MODE
1275    
1276     lp = (uint32 *)(ROM_BASE + 0x312e88); // Don't modify MSR to turn on FPU
1277     while (ntohl(*lp) != 0x556b04e2) lp++;
1278     lp -= 4;
1279     *lp++ = htonl(POWERPC_NOP);
1280     lp++;
1281     *lp++ = htonl(POWERPC_NOP);
1282     lp++;
1283     *lp = htonl(POWERPC_NOP);
1284    
1285     lp = (uint32 *)(ROM_BASE + 0x312b3c); // Always save FPU state
1286     while (ntohl(*lp) != 0x81010668) lp++;
1287     lp--;
1288     *lp = htonl(0x48000000 | (ntohl(*lp) & 0xffff)); // bl 0x00312e88
1289    
1290     lp = (uint32 *)(ROM_BASE + 0x312b44); // Don't read DEC
1291     while (ntohl(*lp) != 0x7ff602a6) lp++;
1292     *lp = htonl(0x3be00000); // li r31,0
1293    
1294     lp = (uint32 *)(ROM_BASE + 0x312b50); // Don't write DEC
1295     while (ntohl(*lp) != 0x7d1603a6) lp++;
1296     #if 1
1297     *lp++ = htonl(POWERPC_NOP);
1298     *lp = htonl(POWERPC_NOP);
1299     #else
1300     *lp++ = htonl(0x39000040); // li r8,0x40
1301     *lp = htonl(0x990600e4); // stb r8,0xe4(r6)
1302     #endif
1303    
1304     lp = (uint32 *)(ROM_BASE + 0x312b9c); // Always restore FPU state
1305     while (ntohl(*lp) != 0x7c00092d) lp++;
1306     lp--;
1307     *lp = htonl(0x48000000 | (ntohl(*lp) & 0xffff)); // bl 0x00312ddc
1308    
1309     lp = (uint32 *)(ROM_BASE + 0x312a68); // Don't activate 68k exception table
1310     while (ntohl(*lp) != 0x39010360) lp++;
1311     *lp++ = htonl(0x39000000 + MODE_68K); // li r8,MODE_68K
1312     *lp = htonl(0x91000000 + XLM_RUN_MODE); // stw r8,XLM_RUN_MODE
1313    
1314     // Patch 68k emulator trap routine
1315     lp = (uint32 *)(ROM_BASE + 0x312994); // Always restore FPU state
1316     while (ntohl(*lp) != 0x39260040) lp++;
1317     lp--;
1318     *lp = htonl(0x48000000 | (ntohl(*lp) & 0xffff)); // bl 0x00312dd4
1319    
1320     lp = (uint32 *)(ROM_BASE + 0x312dd8); // Don't modify MSR to turn on FPU
1321     while (ntohl(*lp) != 0x810600e4) lp++;
1322     lp--;
1323     *lp++ = htonl(POWERPC_NOP);
1324     lp += 2;
1325     *lp++ = htonl(POWERPC_NOP);
1326     lp++;
1327     *lp++ = htonl(POWERPC_NOP);
1328     *lp++ = htonl(POWERPC_NOP);
1329     *lp = htonl(POWERPC_NOP);
1330    
1331     // Patch trap return routine
1332     lp = (uint32 *)(ROM_BASE + 0x312c20);
1333     while (ntohl(*lp) != 0x7d5a03a6) lp++;
1334     *lp++ = htonl(0x7d4903a6); // mtctr r10
1335     *lp++ = htonl(0x7daff120); // mtcr r13
1336     *lp = htonl(0x48000000 + 0x8000 - (((uint32)lp - ROM_BASE) & 0xffff)); // b ROM_BASE+0x318000
1337     uint32 xlp = ((uint32)(lp+1) - ROM_BASE) & 0xffff;
1338    
1339     lp = (uint32 *)(ROM_BASE + 0x312c50); // Replace rfi
1340     while (ntohl(*lp) != 0x4c000064) lp++;
1341     *lp = htonl(POWERPC_BCTR);
1342    
1343     lp = (uint32 *)(ROM_BASE + 0x318000);
1344 gbeauche 1.8 #if EMULATED_PPC
1345     *lp++ = POWERPC_NATIVE_OP(NATIVE_ENABLE_INTERRUPT);
1346     *lp = htonl(0x48000000 + ((xlp - 0x8004) & 0x03fffffc)); // b ROM_BASE+0x312c2c
1347     #else
1348 cebix 1.1 *lp++ = htonl(0x81400000 + XLM_IRQ_NEST); // lwz r10,XLM_IRQ_NEST
1349     *lp++ = htonl(0x394affff); // subi r10,r10,1
1350     *lp++ = htonl(0x91400000 + XLM_IRQ_NEST); // stw r10,XLM_IRQ_NEST
1351     *lp = htonl(0x48000000 + ((xlp - 0x800c) & 0x03fffffc)); // b ROM_BASE+0x312c2c
1352 gbeauche 1.8 #endif
1353    
1354 cebix 1.1 /*
1355     // Disable FE0A/FE06 opcodes
1356     lp = (uint32 *)(ROM_BASE + 0x3144ac);
1357     *lp++ = htonl(POWERPC_NOP);
1358     *lp += 8;
1359     */
1360     return true;
1361     }
1362    
1363    
1364     /*
1365     * 68k boot routine patches
1366     */
1367    
1368     static bool patch_68k(void)
1369     {
1370     uint32 *lp;
1371     uint16 *wp;
1372     uint8 *bp;
1373     uint32 base;
1374    
1375     // Remove 68k RESET instruction
1376     static const uint8 reset_dat[] = {0x4e, 0x70};
1377     if ((base = find_rom_data(0xc8, 0x120, reset_dat, sizeof(reset_dat))) == 0) return false;
1378     D(bug("reset %08lx\n", base));
1379     wp = (uint16 *)(ROM_BASE + base);
1380     *wp = htons(M68K_NOP);
1381    
1382     // Fake reading PowerMac ID (via Universal)
1383     static const uint8 powermac_id_dat[] = {0x45, 0xf9, 0x5f, 0xff, 0xff, 0xfc, 0x20, 0x12, 0x72, 0x00};
1384     if ((base = find_rom_data(0xe000, 0x15000, powermac_id_dat, sizeof(powermac_id_dat))) == 0) return false;
1385     D(bug("powermac_id %08lx\n", base));
1386     wp = (uint16 *)(ROM_BASE + base);
1387     *wp++ = htons(0x203c); // move.l #id,d0
1388     *wp++ = htons(0);
1389     // if (ROMType == ROMTYPE_NEWWORLD)
1390     // *wp++ = htons(0x3035); // (PowerMac 9500 ID)
1391     // else
1392     *wp++ = htons(0x3020); // (PowerMac 9500 ID)
1393     *wp++ = htons(0xb040); // cmp.w d0,d0
1394     *wp = htons(0x4ed6); // jmp (a6)
1395    
1396     // Patch UniversalInfo
1397     if (ROMType == ROMTYPE_NEWWORLD) {
1398     static const uint8 univ_info_dat[] = {0x3f, 0xff, 0x04, 0x00};
1399 gbeauche 1.4 if ((base = find_rom_data(0x14000, 0x18000, univ_info_dat, sizeof(univ_info_dat))) == 0) return false;
1400 cebix 1.1 D(bug("universal_info %08lx\n", base));
1401     lp = (uint32 *)(ROM_BASE + base - 0x14);
1402     lp[0x00 >> 2] = htonl(ADDR_MAP_PATCH_SPACE - (base - 0x14));
1403     lp[0x10 >> 2] = htonl(0xcc003d11); // Make it like the PowerMac 9500 UniversalInfo
1404     lp[0x14 >> 2] = htonl(0x3fff0401);
1405     lp[0x18 >> 2] = htonl(0x0300001c);
1406     lp[0x1c >> 2] = htonl(0x000108c4);
1407     lp[0x24 >> 2] = htonl(0xc301bf26);
1408     lp[0x28 >> 2] = htonl(0x00000861);
1409     lp[0x58 >> 2] = htonl(0x30200000);
1410     lp[0x60 >> 2] = htonl(0x0000003d);
1411     } else if (ROMType == ROMTYPE_ZANZIBAR) {
1412     base = 0x12b70;
1413     lp = (uint32 *)(ROM_BASE + base - 0x14);
1414     lp[0x00 >> 2] = htonl(ADDR_MAP_PATCH_SPACE - (base - 0x14));
1415     lp[0x10 >> 2] = htonl(0xcc003d11); // Make it like the PowerMac 9500 UniversalInfo
1416     lp[0x14 >> 2] = htonl(0x3fff0401);
1417     lp[0x18 >> 2] = htonl(0x0300001c);
1418     lp[0x1c >> 2] = htonl(0x000108c4);
1419     lp[0x24 >> 2] = htonl(0xc301bf26);
1420     lp[0x28 >> 2] = htonl(0x00000861);
1421     lp[0x58 >> 2] = htonl(0x30200000);
1422     lp[0x60 >> 2] = htonl(0x0000003d);
1423 gbeauche 1.11 } else if (ROMType == ROMTYPE_GOSSAMER) {
1424     base = 0x12d20;
1425     lp = (uint32 *)(ROM_BASE + base - 0x14);
1426     lp[0x00 >> 2] = htonl(ADDR_MAP_PATCH_SPACE - (base - 0x14));
1427     lp[0x10 >> 2] = htonl(0xcc003d11); // Make it like the PowerMac 9500 UniversalInfo
1428     lp[0x14 >> 2] = htonl(0x3fff0401);
1429     lp[0x18 >> 2] = htonl(0x0300001c);
1430     lp[0x1c >> 2] = htonl(0x000108c4);
1431     lp[0x24 >> 2] = htonl(0xc301bf26);
1432     lp[0x28 >> 2] = htonl(0x00000861);
1433     lp[0x58 >> 2] = htonl(0x30410000);
1434     lp[0x60 >> 2] = htonl(0x0000003d);
1435 cebix 1.1 }
1436    
1437     // Construct AddrMap for NewWorld ROM
1438 gbeauche 1.11 if (ROMType == ROMTYPE_NEWWORLD || ROMType == ROMTYPE_ZANZIBAR || ROMType == ROMTYPE_GOSSAMER) {
1439 cebix 1.1 lp = (uint32 *)(ROM_BASE + ADDR_MAP_PATCH_SPACE);
1440     memset(lp - 10, 0, 0x128);
1441     lp[-10] = htonl(0x0300001c);
1442     lp[-9] = htonl(0x000108c4);
1443     lp[-4] = htonl(0x00300000);
1444     lp[-2] = htonl(0x11010000);
1445     lp[-1] = htonl(0xf8000000);
1446     lp[0] = htonl(0xffc00000);
1447     lp[2] = htonl(0xf3016000);
1448     lp[3] = htonl(0xf3012000);
1449     lp[4] = htonl(0xf3012000);
1450     lp[24] = htonl(0xf3018000);
1451     lp[25] = htonl(0xf3010000);
1452     lp[34] = htonl(0xf3011000);
1453     lp[38] = htonl(0xf3015000);
1454     lp[39] = htonl(0xf3014000);
1455     lp[43] = htonl(0xf3000000);
1456     lp[48] = htonl(0xf8000000);
1457     }
1458    
1459     // Don't initialize VIA (via Universal)
1460     static const uint8 via_init_dat[] = {0x08, 0x00, 0x00, 0x02, 0x67, 0x00, 0x00, 0x2c, 0x24, 0x68, 0x00, 0x08};
1461     if ((base = find_rom_data(0xe000, 0x15000, via_init_dat, sizeof(via_init_dat))) == 0) return false;
1462     D(bug("via_init %08lx\n", base));
1463     wp = (uint16 *)(ROM_BASE + base + 4);
1464     *wp = htons(0x6000); // bra
1465    
1466     static const uint8 via_init2_dat[] = {0x24, 0x68, 0x00, 0x08, 0x00, 0x12, 0x00, 0x30, 0x4e, 0x71};
1467     if ((base = find_rom_data(0xa000, 0x10000, via_init2_dat, sizeof(via_init2_dat))) == 0) return false;
1468     D(bug("via_init2 %08lx\n", base));
1469     wp = (uint16 *)(ROM_BASE + base);
1470     *wp = htons(0x4ed6); // jmp (a6)
1471    
1472     static const uint8 via_init3_dat[] = {0x22, 0x68, 0x00, 0x08, 0x28, 0x3c, 0x20, 0x00, 0x01, 0x00};
1473     if ((base = find_rom_data(0xa000, 0x10000, via_init3_dat, sizeof(via_init3_dat))) == 0) return false;
1474     D(bug("via_init3 %08lx\n", base));
1475     wp = (uint16 *)(ROM_BASE + base);
1476     *wp = htons(0x4ed6); // jmp (a6)
1477    
1478     // Don't RunDiags, get BootGlobs pointer directly
1479     if (ROMType == ROMTYPE_NEWWORLD) {
1480     static const uint8 run_diags_dat[] = {0x60, 0xff, 0x00, 0x0c};
1481     if ((base = find_rom_data(0x110, 0x128, run_diags_dat, sizeof(run_diags_dat))) == 0) return false;
1482     D(bug("run_diags %08lx\n", base));
1483     wp = (uint16 *)(ROM_BASE + base);
1484     *wp++ = htons(0x4df9); // lea xxx,a6
1485     *wp++ = htons((RAMBase + RAMSize - 0x1c) >> 16);
1486     *wp = htons((RAMBase + RAMSize - 0x1c) & 0xffff);
1487     } else {
1488     static const uint8 run_diags_dat[] = {0x74, 0x00, 0x2f, 0x0e};
1489     if ((base = find_rom_data(0xd0, 0xf0, run_diags_dat, sizeof(run_diags_dat))) == 0) return false;
1490     D(bug("run_diags %08lx\n", base));
1491     wp = (uint16 *)(ROM_BASE + base - 6);
1492     *wp++ = htons(0x4df9); // lea xxx,a6
1493     *wp++ = htons((RAMBase + RAMSize - 0x1c) >> 16);
1494     *wp = htons((RAMBase + RAMSize - 0x1c) & 0xffff);
1495     }
1496    
1497     // Replace NVRAM routines
1498     static const uint8 nvram1_dat[] = {0x48, 0xe7, 0x01, 0x0e, 0x24, 0x68, 0x00, 0x08, 0x08, 0x83, 0x00, 0x1f};
1499     if ((base = find_rom_data(0x7000, 0xc000, nvram1_dat, sizeof(nvram1_dat))) == 0) return false;
1500     D(bug("nvram1 %08lx\n", base));
1501     wp = (uint16 *)(ROM_BASE + base);
1502     *wp++ = htons(M68K_EMUL_OP_XPRAM1);
1503     *wp = htons(M68K_RTS);
1504    
1505     if (ROMType == ROMTYPE_NEWWORLD) {
1506     static const uint8 nvram2_dat[] = {0x48, 0xe7, 0x1c, 0xe0, 0x4f, 0xef, 0xff, 0xb4};
1507     if ((base = find_rom_data(0xa000, 0xd000, nvram2_dat, sizeof(nvram2_dat))) == 0) return false;
1508     D(bug("nvram2 %08lx\n", base));
1509     wp = (uint16 *)(ROM_BASE + base);
1510     *wp++ = htons(M68K_EMUL_OP_XPRAM2);
1511     *wp = htons(0x4ed3); // jmp (a3)
1512    
1513     static const uint8 nvram3_dat[] = {0x48, 0xe7, 0xdc, 0xe0, 0x4f, 0xef, 0xff, 0xb4};
1514     if ((base = find_rom_data(0xa000, 0xd000, nvram3_dat, sizeof(nvram3_dat))) == 0) return false;
1515     D(bug("nvram3 %08lx\n", base));
1516     wp = (uint16 *)(ROM_BASE + base);
1517     *wp++ = htons(M68K_EMUL_OP_XPRAM3);
1518     *wp = htons(0x4ed3); // jmp (a3)
1519    
1520     static const uint8 nvram4_dat[] = {0x4e, 0x56, 0xff, 0xa8, 0x48, 0xe7, 0x1f, 0x38, 0x16, 0x2e, 0x00, 0x13};
1521     if ((base = find_rom_data(0xa000, 0xd000, nvram4_dat, sizeof(nvram4_dat))) == 0) return false;
1522     D(bug("nvram4 %08lx\n", base));
1523     wp = (uint16 *)(ROM_BASE + base + 16);
1524     *wp++ = htons(0x1a2e); // move.b ($000f,a6),d5
1525     *wp++ = htons(0x000f);
1526     *wp++ = htons(M68K_EMUL_OP_NVRAM3);
1527     *wp++ = htons(0x4cee); // movem.l ($ff88,a6),d3-d7/a2-a4
1528     *wp++ = htons(0x1cf8);
1529     *wp++ = htons(0xff88);
1530     *wp++ = htons(0x4e5e); // unlk a6
1531     *wp = htons(M68K_RTS);
1532    
1533     static const uint8 nvram5_dat[] = {0x0c, 0x80, 0x03, 0x00, 0x00, 0x00, 0x66, 0x0a, 0x70, 0x00, 0x21, 0xf8, 0x02, 0x0c, 0x01, 0xe4};
1534     if ((base = find_rom_data(0xa000, 0xd000, nvram5_dat, sizeof(nvram5_dat))) == 0) return false;
1535     D(bug("nvram5 %08lx\n", base));
1536     wp = (uint16 *)(ROM_BASE + base + 6);
1537     *wp = htons(M68K_NOP);
1538    
1539     static const uint8 nvram6_dat[] = {0x2f, 0x0a, 0x24, 0x48, 0x4f, 0xef, 0xff, 0xa0, 0x20, 0x0f};
1540     if ((base = find_rom_data(0x9000, 0xb000, nvram6_dat, sizeof(nvram6_dat))) == 0) return false;
1541     D(bug("nvram6 %08lx\n", base));
1542     wp = (uint16 *)(ROM_BASE + base);
1543     *wp++ = htons(0x7000); // moveq #0,d0
1544     *wp++ = htons(0x2080); // move.l d0,(a0)
1545     *wp++ = htons(0x4228); // clr.b 4(a0)
1546     *wp++ = htons(0x0004);
1547     *wp = htons(M68K_RTS);
1548    
1549     static const uint8 nvram7_dat[] = {0x42, 0x2a, 0x00, 0x04, 0x4f, 0xef, 0x00, 0x60, 0x24, 0x5f, 0x4e, 0x75, 0x4f, 0xef, 0xff, 0xa0, 0x20, 0x0f};
1550     base = find_rom_data(0x9000, 0xb000, nvram7_dat, sizeof(nvram7_dat));
1551     if (base) {
1552     D(bug("nvram7 %08lx\n", base));
1553     wp = (uint16 *)(ROM_BASE + base + 12);
1554     *wp = htons(M68K_RTS);
1555     }
1556     } else {
1557     static const uint8 nvram2_dat[] = {0x4e, 0xd6, 0x06, 0x41, 0x13, 0x00};
1558     if ((base = find_rom_data(0x7000, 0xb000, nvram2_dat, sizeof(nvram2_dat))) == 0) return false;
1559     D(bug("nvram2 %08lx\n", base));
1560     wp = (uint16 *)(ROM_BASE + base + 2);
1561     *wp++ = htons(M68K_EMUL_OP_XPRAM2);
1562     *wp = htons(0x4ed3); // jmp (a3)
1563    
1564 gbeauche 1.11 static const uint8 nvram3_dat[] = {0x4e, 0xd3, 0x06, 0x41, 0x13, 0x00};
1565     if ((base = find_rom_data(0x7000, 0xb000, nvram3_dat, sizeof(nvram3_dat))) == 0) return false;
1566     D(bug("nvram3 %08lx\n", base));
1567     wp = (uint16 *)(ROM_BASE + base + 2);
1568     *wp++ = htons(M68K_EMUL_OP_XPRAM3);
1569     *wp = htons(0x4ed3); // jmp (a3)
1570    
1571     static const uint32 nvram4_loc[] = {0x582f0, 0xa0a0, 0x7e50, 0xa1d0, 0x538d0, 0};
1572     wp = (uint16 *)(ROM_BASE + nvram4_loc[ROMType]);
1573 cebix 1.1 *wp++ = htons(0x202f); // move.l 4(sp),d0
1574     *wp++ = htons(0x0004);
1575     *wp++ = htons(M68K_EMUL_OP_NVRAM1);
1576     if (ROMType == ROMTYPE_ZANZIBAR || ROMType == ROMTYPE_GAZELLE)
1577     *wp = htons(M68K_RTS);
1578     else {
1579     *wp++ = htons(0x1f40); // move.b d0,8(sp)
1580     *wp++ = htons(0x0008);
1581     *wp++ = htons(0x4e74); // rtd #4
1582     *wp = htons(0x0004);
1583     }
1584    
1585 gbeauche 1.11 static const uint32 nvram5_loc[] = {0x58460, 0xa0f0, 0x7f40, 0xa220, 0x53a20, 0};
1586     wp = (uint16 *)(ROM_BASE + nvram5_loc[ROMType]);
1587 cebix 1.1 if (ROMType == ROMTYPE_ZANZIBAR || ROMType == ROMTYPE_GAZELLE) {
1588     *wp++ = htons(0x202f); // move.l 4(sp),d0
1589     *wp++ = htons(0x0004);
1590     *wp++ = htons(0x122f); // move.b 11(sp),d1
1591     *wp++ = htons(0x000b);
1592     *wp++ = htons(M68K_EMUL_OP_NVRAM2);
1593     *wp = htons(M68K_RTS);
1594     } else {
1595     *wp++ = htons(0x202f); // move.l 6(sp),d0
1596     *wp++ = htons(0x0006);
1597     *wp++ = htons(0x122f); // move.b 4(sp),d1
1598     *wp++ = htons(0x0004);
1599     *wp++ = htons(M68K_EMUL_OP_NVRAM2);
1600     *wp++ = htons(0x4e74); // rtd #6
1601     *wp = htons(0x0006);
1602     }
1603     }
1604    
1605     // Fix MemTop/BootGlobs during system startup
1606     static const uint8 mem_top_dat[] = {0x2c, 0x6c, 0xff, 0xec, 0x2a, 0x4c, 0xdb, 0xec, 0xff, 0xf4};
1607     if ((base = find_rom_data(0x120, 0x180, mem_top_dat, sizeof(mem_top_dat))) == 0) return false;
1608     D(bug("mem_top %08lx\n", base));
1609     wp = (uint16 *)(ROM_BASE + base);
1610     *wp++ = htons(M68K_EMUL_OP_FIX_MEMTOP);
1611     *wp = htons(M68K_NOP);
1612    
1613     // Don't initialize SCC (via 0x1ac)
1614     static const uint8 scc_init_dat[] = {0x48, 0xe7, 0x38, 0xfe};
1615     if ((base = find_rom_data(0x190, 0x1f0, scc_init_dat, sizeof(scc_init_dat))) == 0) return false;
1616     D(bug("scc_init %08lx\n", base));
1617     wp = (uint16 *)(ROM_BASE + base - 2);
1618     wp = (uint16 *)(ROM_BASE + ntohs(*wp) + base - 2);
1619     *wp++ = htons(M68K_EMUL_OP_RESET);
1620     *wp = htons(M68K_RTS);
1621    
1622     // Don't EnableExtCache (via 0x1f6) and don't DisableIntSources(via 0x1fc)
1623     static const uint8 ext_cache_dat[] = {0x4e, 0x7b, 0x00, 0x02};
1624     if ((base = find_rom_data(0x1d0, 0x230, ext_cache_dat, sizeof(ext_cache_dat))) == 0) return false;
1625     D(bug("ext_cache %08lx\n", base));
1626     lp = (uint32 *)(ROM_BASE + base + 6);
1627     wp = (uint16 *)(ROM_BASE + ntohl(*lp) + base + 6);
1628     *wp = htons(M68K_RTS);
1629     lp = (uint32 *)(ROM_BASE + base + 12);
1630     wp = (uint16 *)(ROM_BASE + ntohl(*lp) + base + 12);
1631     *wp = htons(M68K_RTS);
1632    
1633     // Fake CPU speed test (SetupTimeK)
1634     static const uint8 timek_dat[] = {0x0c, 0x38, 0x00, 0x04, 0x01, 0x2f, 0x6d, 0x3c};
1635     if ((base = find_rom_data(0x400, 0x500, timek_dat, sizeof(timek_dat))) == 0) return false;
1636     D(bug("timek %08lx\n", base));
1637     wp = (uint16 *)(ROM_BASE + base);
1638     *wp++ = htons(0x31fc); // move.w #xxx,TimeDBRA
1639     *wp++ = htons(100);
1640     *wp++ = htons(0x0d00);
1641     *wp++ = htons(0x31fc); // move.w #xxx,TimeSCCDBRA
1642     *wp++ = htons(100);
1643     *wp++ = htons(0x0d02);
1644     *wp++ = htons(0x31fc); // move.w #xxx,TimeSCSIDBRA
1645     *wp++ = htons(100);
1646     *wp++ = htons(0x0b24);
1647     *wp++ = htons(0x31fc); // move.w #xxx,TimeRAMDBRA
1648     *wp++ = htons(100);
1649     *wp++ = htons(0x0cea);
1650     *wp = htons(M68K_RTS);
1651    
1652     // Relocate jump tables ($2000..)
1653     static const uint8 jump_tab_dat[] = {0x41, 0xfa, 0x00, 0x0e, 0x21, 0xc8, 0x20, 0x10, 0x4e, 0x75};
1654     if ((base = find_rom_data(0x3000, 0x6000, jump_tab_dat, sizeof(jump_tab_dat))) == 0) return false;
1655     D(bug("jump_tab %08lx\n", base));
1656     lp = (uint32 *)(ROM_BASE + base + 16);
1657     for (;;) {
1658     D(bug(" %08lx\n", (uint32)lp - ROM_BASE));
1659     while ((ntohl(*lp) & 0xff000000) == 0xff000000) {
1660     *lp = htonl((ntohl(*lp) & (ROM_SIZE-1)) + ROM_BASE);
1661     lp++;
1662     }
1663     while (!ntohl(*lp)) lp++;
1664     if (ntohl(*lp) != 0x41fa000e)
1665     break;
1666     lp += 4;
1667     }
1668    
1669     // Create SysZone at start of Mac RAM (SetSysAppZone, via 0x22a)
1670     static const uint8 sys_zone_dat[] = {0x00, 0x00, 0x28, 0x00, 0x00, 0x00, 0x40, 0x00};
1671     if ((base = find_rom_data(0x600, 0x900, sys_zone_dat, sizeof(sys_zone_dat))) == 0) return false;
1672     D(bug("sys_zone %08lx\n", base));
1673     lp = (uint32 *)(ROM_BASE + base);
1674     *lp++ = htonl(RAMBase ? RAMBase : 0x3000);
1675     *lp = htonl(RAMBase ? RAMBase + 0x1800 : 0x4800);
1676    
1677     // Set boot stack at RAMBase+4MB and fix logical/physical RAM size (CompBootStack)
1678     // The RAM size fix must be done after InitMemMgr!
1679     static const uint8 boot_stack_dat[] = {0x08, 0x38, 0x00, 0x06, 0x24, 0x0b};
1680     if ((base = find_rom_data(0x580, 0x800, boot_stack_dat, sizeof(boot_stack_dat))) == 0) return false;
1681     D(bug("boot_stack %08lx\n", base));
1682     wp = (uint16 *)(ROM_BASE + base);
1683     *wp++ = htons(0x207c); // move.l #RAMBase+0x3ffffe,a0
1684     *wp++ = htons((RAMBase + 0x3ffffe) >> 16);
1685     *wp++ = htons((RAMBase + 0x3ffffe) & 0xffff);
1686     *wp++ = htons(M68K_EMUL_OP_FIX_MEMSIZE);
1687     *wp = htons(M68K_RTS);
1688    
1689     // Get PowerPC page size (InitVMemMgr, via 0x240)
1690     static const uint8 page_size_dat[] = {0x20, 0x30, 0x81, 0xf2, 0x5f, 0xff, 0xef, 0xd8, 0x00, 0x10};
1691     if ((base = find_rom_data(0xb000, 0x12000, page_size_dat, sizeof(page_size_dat))) == 0) return false;
1692     D(bug("page_size %08lx\n", base));
1693     wp = (uint16 *)(ROM_BASE + base);
1694     *wp++ = htons(0x203c); // move.l #$1000,d0
1695     *wp++ = htons(0);
1696     *wp++ = htons(0x1000);
1697     *wp++ = htons(M68K_NOP);
1698     *wp = htons(M68K_NOP);
1699    
1700     // Gestalt PowerPC page size, RAM size (InitGestalt, via 0x25c)
1701     static const uint8 page_size2_dat[] = {0x26, 0x79, 0x5f, 0xff, 0xef, 0xd8, 0x25, 0x6b, 0x00, 0x10, 0x00, 0x1e};
1702     if ((base = find_rom_data(0x50000, 0x70000, page_size2_dat, sizeof(page_size2_dat))) == 0) return false;
1703     D(bug("page_size2 %08lx\n", base));
1704     wp = (uint16 *)(ROM_BASE + base);
1705     *wp++ = htons(0x257c); // move.l #$1000,$1e(a2)
1706     *wp++ = htons(0);
1707     *wp++ = htons(0x1000);
1708     *wp++ = htons(0x001e);
1709     *wp++ = htons(0x157c); // move.b #PVR,$1d(a2)
1710     *wp++ = htons(PVR >> 16);
1711     *wp++ = htons(0x001d);
1712     *wp++ = htons(0x263c); // move.l #RAMSize,d3
1713     *wp++ = htons(RAMSize >> 16);
1714     *wp++ = htons(RAMSize & 0xffff);
1715     *wp++ = htons(M68K_NOP);
1716     *wp++ = htons(M68K_NOP);
1717     *wp = htons(M68K_NOP);
1718     if (ROMType == ROMTYPE_NEWWORLD)
1719     wp = (uint16 *)(ROM_BASE + base + 0x4a);
1720     else
1721     wp = (uint16 *)(ROM_BASE + base + 0x28);
1722     *wp++ = htons(M68K_NOP);
1723     *wp = htons(M68K_NOP);
1724    
1725     // Gestalt CPU/bus clock speed (InitGestalt, via 0x25c)
1726     if (ROMType == ROMTYPE_ZANZIBAR) {
1727     wp = (uint16 *)(ROM_BASE + 0x5d87a);
1728     *wp++ = htons(0x203c); // move.l #Hz,d0
1729     *wp++ = htons(BusClockSpeed >> 16);
1730     *wp++ = htons(BusClockSpeed & 0xffff);
1731     *wp++ = htons(M68K_NOP);
1732     *wp = htons(M68K_NOP);
1733     wp = (uint16 *)(ROM_BASE + 0x5d888);
1734     *wp++ = htons(0x203c); // move.l #Hz,d0
1735     *wp++ = htons(CPUClockSpeed >> 16);
1736     *wp++ = htons(CPUClockSpeed & 0xffff);
1737     *wp++ = htons(M68K_NOP);
1738     *wp = htons(M68K_NOP);
1739     }
1740    
1741     // Don't write to GC interrupt mask register (via 0x262)
1742     if (ROMType != ROMTYPE_NEWWORLD) {
1743     static const uint8 gc_mask_dat[] = {0x83, 0xa8, 0x00, 0x24, 0x4e, 0x71};
1744     if ((base = find_rom_data(0x13000, 0x20000, gc_mask_dat, sizeof(gc_mask_dat))) == 0) return false;
1745     D(bug("gc_mask %08lx\n", base));
1746     wp = (uint16 *)(ROM_BASE + base);
1747     *wp++ = htons(M68K_NOP);
1748     *wp = htons(M68K_NOP);
1749     wp = (uint16 *)(ROM_BASE + base + 0x40);
1750     *wp++ = htons(M68K_NOP);
1751     *wp = htons(M68K_NOP);
1752     wp = (uint16 *)(ROM_BASE + base + 0x78);
1753     *wp++ = htons(M68K_NOP);
1754     *wp = htons(M68K_NOP);
1755     wp = (uint16 *)(ROM_BASE + base + 0x96);
1756     *wp++ = htons(M68K_NOP);
1757     *wp = htons(M68K_NOP);
1758    
1759     static const uint8 gc_mask2_dat[] = {0x02, 0xa8, 0x00, 0x00, 0x00, 0x80, 0x00, 0x24};
1760     if ((base = find_rom_data(0x13000, 0x20000, gc_mask2_dat, sizeof(gc_mask2_dat))) == 0) return false;
1761     D(bug("gc_mask2 %08lx\n", base));
1762     wp = (uint16 *)(ROM_BASE + base);
1763 gbeauche 1.11 if (ROMType == ROMTYPE_GOSSAMER)
1764     *wp++ = htons(M68K_NOP);
1765 cebix 1.1 for (int i=0; i<5; i++) {
1766     *wp++ = htons(M68K_NOP);
1767     *wp++ = htons(M68K_NOP);
1768     *wp++ = htons(M68K_NOP);
1769     *wp++ = htons(M68K_NOP);
1770     wp += 2;
1771     }
1772 gbeauche 1.11 if (ROMType == ROMTYPE_ZANZIBAR || ROMType == ROMTYPE_GOSSAMER) {
1773 cebix 1.1 for (int i=0; i<6; i++) {
1774     *wp++ = htons(M68K_NOP);
1775     *wp++ = htons(M68K_NOP);
1776     *wp++ = htons(M68K_NOP);
1777     *wp++ = htons(M68K_NOP);
1778     wp += 2;
1779     }
1780     }
1781     }
1782    
1783     // Don't initialize Cuda (via 0x274)
1784     static const uint8 cuda_init_dat[] = {0x08, 0xa9, 0x00, 0x04, 0x16, 0x00, 0x4e, 0x71, 0x13, 0x7c, 0x00, 0x84, 0x1c, 0x00, 0x4e, 0x71};
1785     if ((base = find_rom_data(0xa000, 0x12000, cuda_init_dat, sizeof(cuda_init_dat))) == 0) return false;
1786     D(bug("cuda_init %08lx\n", base));
1787     wp = (uint16 *)(ROM_BASE + base);
1788     *wp++ = htons(M68K_NOP);
1789     *wp++ = htons(M68K_NOP);
1790     *wp++ = htons(M68K_NOP);
1791     *wp++ = htons(M68K_NOP);
1792     *wp++ = htons(M68K_NOP);
1793     *wp++ = htons(M68K_NOP);
1794     *wp = htons(M68K_NOP);
1795    
1796     // Patch GetCPUSpeed (via 0x27a) (some ROMs have two of them)
1797     static const uint8 cpu_speed_dat[] = {0x20, 0x30, 0x81, 0xf2, 0x5f, 0xff, 0xef, 0xd8, 0x00, 0x04, 0x4c, 0x7c};
1798 gbeauche 1.4 if ((base = find_rom_data(0x6000, 0xa000, cpu_speed_dat, sizeof(cpu_speed_dat))) == 0) return false;
1799 cebix 1.1 D(bug("cpu_speed %08lx\n", base));
1800     wp = (uint16 *)(ROM_BASE + base);
1801     *wp++ = htons(0x203c); // move.l #(MHz<<16)|MHz,d0
1802     *wp++ = htons(CPUClockSpeed / 1000000);
1803     *wp++ = htons(CPUClockSpeed / 1000000);
1804     *wp = htons(M68K_RTS);
1805 gbeauche 1.4 if ((base = find_rom_data(base, 0xa000, cpu_speed_dat, sizeof(cpu_speed_dat))) != 0) {
1806 cebix 1.1 D(bug("cpu_speed2 %08lx\n", base));
1807     wp = (uint16 *)(ROM_BASE + base);
1808     *wp++ = htons(0x203c); // move.l #(MHz<<16)|MHz,d0
1809     *wp++ = htons(CPUClockSpeed / 1000000);
1810     *wp++ = htons(CPUClockSpeed / 1000000);
1811     *wp = htons(M68K_RTS);
1812     }
1813    
1814     // Don't poke VIA in InitTimeMgr (via 0x298)
1815     static const uint8 time_via_dat[] = {0x40, 0xe7, 0x00, 0x7c, 0x07, 0x00, 0x28, 0x78, 0x01, 0xd4, 0x43, 0xec, 0x10, 0x00};
1816     if ((base = find_rom_data(0x30000, 0x40000, time_via_dat, sizeof(time_via_dat))) == 0) return false;
1817     D(bug("time_via %08lx\n", base));
1818     wp = (uint16 *)(ROM_BASE + base);
1819     *wp++ = htons(0x4cdf); // movem.l (sp)+,d0-d5/a0-a4
1820     *wp++ = htons(0x1f3f);
1821     *wp = htons(M68K_RTS);
1822    
1823     // Don't read from 0xff800000 (Name Registry, Open Firmware?) (via 0x2a2)
1824     // Remove this if FE03 works!!
1825     static const uint8 open_firmware_dat[] = {0x2f, 0x79, 0xff, 0x80, 0x00, 0x00, 0x00, 0xfc};
1826     if ((base = find_rom_data(0x48000, 0x58000, open_firmware_dat, sizeof(open_firmware_dat))) == 0) return false;
1827     D(bug("open_firmware %08lx\n", base));
1828     wp = (uint16 *)(ROM_BASE + base);
1829     *wp++ = htons(0x2f7c); // move.l #deadbeef,0xfc(a7)
1830     *wp++ = htons(0xdead);
1831     *wp++ = htons(0xbeef);
1832     *wp = htons(0x00fc);
1833     wp = (uint16 *)(ROM_BASE + base + 0x1a);
1834     *wp++ = htons(M68K_NOP); // (FE03 opcode, tries to jump to 0xdeadbeef)
1835     *wp = htons(M68K_NOP);
1836    
1837     // Don't EnableExtCache (via 0x2b2)
1838     static const uint8 ext_cache2_dat[] = {0x4f, 0xef, 0xff, 0xec, 0x20, 0x4f, 0x10, 0xbc, 0x00, 0x01, 0x11, 0x7c, 0x00, 0x1b};
1839     if ((base = find_rom_data(0x13000, 0x20000, ext_cache2_dat, sizeof(ext_cache2_dat))) == 0) return false;
1840     D(bug("ext_cache2 %08lx\n", base));
1841     wp = (uint16 *)(ROM_BASE + base);
1842     *wp = htons(M68K_RTS);
1843    
1844     // Don't install Time Manager task for 60Hz interrupt (Enable60HzInts, via 0x2b8)
1845     if (ROMType == ROMTYPE_NEWWORLD) {
1846     static const uint8 tm_task_dat[] = {0x30, 0x3c, 0x4e, 0x2b, 0xa9, 0xc9};
1847     if ((base = find_rom_data(0x2e0, 0x320, tm_task_dat, sizeof(tm_task_dat))) == 0) return false;
1848     D(bug("tm_task %08lx\n", base));
1849 gbeauche 1.11 wp = (uint16 *)(ROM_BASE + base + 28); // FIXME: this is not right for all nw ROMs
1850 cebix 1.1 *wp++ = htons(M68K_NOP);
1851     *wp++ = htons(M68K_NOP);
1852     *wp++ = htons(M68K_NOP);
1853     *wp++ = htons(M68K_NOP);
1854     *wp++ = htons(M68K_NOP);
1855     *wp = htons(M68K_NOP);
1856 gbeauche 1.11 } else if (ROMType == ROMTYPE_GOSSAMER) {
1857     static const uint8 tm_task_dat[] = {0x30, 0x3c, 0x4e, 0x2b, 0xa9, 0xc9};
1858     if ((base = find_rom_data(0x2a0, 0x2e0, tm_task_dat, sizeof(tm_task_dat))) == 0) return false;
1859     D(bug("tm_task %08lx\n", base));
1860     wp = (uint16 *)(ROM_BASE + base + 22);
1861     *wp++ = htons(M68K_NOP);
1862     *wp++ = htons(M68K_NOP);
1863     *wp++ = htons(M68K_NOP);
1864 cebix 1.1 } else {
1865     static const uint8 tm_task_dat[] = {0x20, 0x3c, 0x73, 0x79, 0x73, 0x61};
1866     if ((base = find_rom_data(0x280, 0x300, tm_task_dat, sizeof(tm_task_dat))) == 0) return false;
1867     D(bug("tm_task %08lx\n", base));
1868     wp = (uint16 *)(ROM_BASE + base - 6);
1869     *wp++ = htons(M68K_NOP);
1870     *wp++ = htons(M68K_NOP);
1871     *wp = htons(M68K_NOP);
1872     }
1873    
1874     // Don't read PVR from 0x5fffef80 in DriverServicesLib (via 0x316)
1875 gbeauche 1.11 if (ROMType != ROMTYPE_NEWWORLD && ROMType != ROMTYPE_GOSSAMER) {
1876 cebix 1.1 uint32 dsl_offset = find_rom_resource(FOURCC('n','l','i','b'), -16401);
1877     if (ROMType == ROMTYPE_ZANZIBAR) {
1878     static const uint8 dsl_pvr_dat[] = {0x40, 0x82, 0x00, 0x40, 0x38, 0x60, 0xef, 0x80, 0x3c, 0x63, 0x60, 0x00, 0x80, 0x83, 0x00, 0x00, 0x54, 0x84, 0x84, 0x3e};
1879     if ((base = find_rom_data(dsl_offset, dsl_offset + 0x6000, dsl_pvr_dat, sizeof(dsl_pvr_dat))) == 0) return false;
1880     } else {
1881     static const uint8 dsl_pvr_dat[] = {0x3b, 0xc3, 0x00, 0x00, 0x30, 0x84, 0xff, 0xa0, 0x40, 0x82, 0x00, 0x44, 0x80, 0x84, 0xef, 0xe0, 0x54, 0x84, 0x84, 0x3e};
1882     if ((base = find_rom_data(dsl_offset, dsl_offset + 0x6000, dsl_pvr_dat, sizeof(dsl_pvr_dat))) == 0) return false;
1883     }
1884     D(bug("dsl_pvr %08lx\n", base));
1885     lp = (uint32 *)(ROM_BASE + base + 12);
1886     *lp = htonl(0x3c800000 | (PVR >> 16)); // lis r4,PVR
1887    
1888     // Don't read bus clock from 0x5fffef88 in DriverServicesLib (via 0x316)
1889     if (ROMType == ROMTYPE_ZANZIBAR) {
1890     static const uint8 dsl_bus_dat[] = {0x81, 0x07, 0x00, 0x00, 0x39, 0x20, 0x42, 0x40, 0x81, 0x62, 0xff, 0x20};
1891     if ((base = find_rom_data(dsl_offset, dsl_offset + 0x6000, dsl_bus_dat, sizeof(dsl_bus_dat))) == 0) return false;
1892     D(bug("dsl_bus %08lx\n", base));
1893     lp = (uint32 *)(ROM_BASE + base);
1894     *lp = htonl(0x81000000 + XLM_BUS_CLOCK); // lwz r8,(bus clock speed)
1895     } else {
1896     static const uint8 dsl_bus_dat[] = {0x80, 0x83, 0xef, 0xe8, 0x80, 0x62, 0x00, 0x10, 0x7c, 0x04, 0x03, 0x96};
1897     if ((base = find_rom_data(dsl_offset, dsl_offset + 0x6000, dsl_bus_dat, sizeof(dsl_bus_dat))) == 0) return false;
1898     D(bug("dsl_bus %08lx\n", base));
1899     lp = (uint32 *)(ROM_BASE + base);
1900     *lp = htonl(0x80800000 + XLM_BUS_CLOCK); // lwz r4,(bus clock speed)
1901     }
1902     }
1903    
1904     // Don't open InterruptTreeTNT in MotherBoardHAL init in DriverServicesLib init
1905     if (ROMType == ROMTYPE_ZANZIBAR) {
1906     lp = (uint32 *)(ROM_BASE + find_rom_resource(FOURCC('n','l','i','b'), -16408) + 0x16c);
1907     *lp = htonl(0x38600000); // li r3,0
1908     }
1909    
1910     // Patch Name Registry
1911     static const uint8 name_reg_dat[] = {0x70, 0xff, 0xab, 0xeb};
1912     if ((base = find_rom_data(0x300, 0x380, name_reg_dat, sizeof(name_reg_dat))) == 0) return false;
1913     D(bug("name_reg %08lx\n", base));
1914     wp = (uint16 *)(ROM_BASE + base);
1915     *wp = htons(M68K_EMUL_OP_NAME_REGISTRY);
1916    
1917     #if DISABLE_SCSI
1918     // Fake SCSI Manager
1919     // Remove this if SCSI Manager works!!
1920     static const uint8 scsi_mgr_a_dat[] = {0x4e, 0x56, 0x00, 0x00, 0x20, 0x3c, 0x00, 0x00, 0x04, 0x0c, 0xa7, 0x1e};
1921     static const uint8 scsi_mgr_b_dat[] = {0x4e, 0x56, 0x00, 0x00, 0x2f, 0x0c, 0x20, 0x3c, 0x00, 0x00, 0x04, 0x0c, 0xa7, 0x1e};
1922     if ((base = find_rom_data(0x1c000, 0x28000, scsi_mgr_a_dat, sizeof(scsi_mgr_a_dat))) == 0) {
1923     if ((base = find_rom_data(0x1c000, 0x28000, scsi_mgr_b_dat, sizeof(scsi_mgr_b_dat))) == 0) return false;
1924     }
1925     D(bug("scsi_mgr %08lx\n", base));
1926     wp = (uint16 *)(ROM_BASE + base);
1927     *wp++ = htons(0x21fc); // move.l #xxx,0x624 (SCSIAtomic)
1928     *wp++ = htons((ROM_BASE + base + 18) >> 16);
1929     *wp++ = htons((ROM_BASE + base + 18) & 0xffff);
1930     *wp++ = htons(0x0624);
1931     *wp++ = htons(0x21fc); // move.l #xxx,0xe54 (SCSIDispatch)
1932     *wp++ = htons((ROM_BASE + base + 22) >> 16);
1933     *wp++ = htons((ROM_BASE + base + 22) & 0xffff);
1934     *wp++ = htons(0x0e54);
1935     *wp++ = htons(M68K_RTS);
1936     *wp++ = htons(M68K_EMUL_OP_SCSI_ATOMIC);
1937     *wp++ = htons(M68K_RTS);
1938     *wp++ = htons(M68K_EMUL_OP_SCSI_DISPATCH);
1939     *wp = htons(0x4ed0); // jmp (a0)
1940     wp = (uint16 *)(ROM_BASE + base + 0x20);
1941     *wp++ = htons(0x7000); // moveq #0,d0
1942     *wp = htons(M68K_RTS);
1943     #endif
1944    
1945     #if DISABLE_SCSI
1946     // Don't access SCSI variables
1947     // Remove this if SCSI Manager works!!
1948     if (ROMType == ROMTYPE_NEWWORLD) {
1949     static const uint8 scsi_var_dat[] = {0x70, 0x01, 0xa0, 0x89, 0x4a, 0x6e, 0xfe, 0xac, 0x4f, 0xef, 0x00, 0x10, 0x66, 0x00};
1950     if ((base = find_rom_data(0x1f500, 0x1f600, scsi_var_dat, sizeof(scsi_var_dat))) != 0) {
1951     D(bug("scsi_var %08lx\n", base));
1952     wp = (uint16 *)(ROM_BASE + base + 12);
1953     *wp = htons(0x6000); // bra
1954     }
1955    
1956     static const uint8 scsi_var2_dat[] = {0x4e, 0x56, 0xfc, 0x58, 0x48, 0xe7, 0x1f, 0x38};
1957     if ((base = find_rom_data(0x1f700, 0x1f800, scsi_var2_dat, sizeof(scsi_var2_dat))) != 0) {
1958     D(bug("scsi_var2 %08lx\n", base));
1959     wp = (uint16 *)(ROM_BASE + base);
1960     *wp++ = htons(0x7000); // moveq #0,d0
1961 gbeauche 1.11 *wp = htons(M68K_RTS);
1962     }
1963     }
1964     else if (ROMType == ROMTYPE_GOSSAMER) {
1965     static const uint8 scsi_var_dat[] = {0x70, 0x01, 0xa0, 0x89, 0x4a, 0x6e, 0xfe, 0xac, 0x4f, 0xef, 0x00, 0x10, 0x66, 0x00};
1966     if ((base = find_rom_data(0x1d700, 0x1d800, scsi_var_dat, sizeof(scsi_var_dat))) != 0) {
1967     D(bug("scsi_var %08lx\n", base));
1968     wp = (uint16 *)(ROM_BASE + base + 12);
1969     *wp = htons(0x6000); // bra
1970     }
1971    
1972     static const uint8 scsi_var2_dat[] = {0x4e, 0x56, 0xfc, 0x5a, 0x48, 0xe7, 0x1f, 0x38};
1973     if ((base = find_rom_data(0x1d900, 0x1da00, scsi_var2_dat, sizeof(scsi_var2_dat))) != 0) {
1974     D(bug("scsi_var2 %08lx\n", base));
1975     wp = (uint16 *)(ROM_BASE + base);
1976     *wp++ = htons(0x7000); // moveq #0,d0
1977     *wp = htons(M68K_RTS);
1978 cebix 1.1 }
1979     }
1980     #endif
1981    
1982     // Don't wait in ADBInit (via 0x36c)
1983     static const uint8 adb_init_dat[] = {0x08, 0x2b, 0x00, 0x05, 0x01, 0x5d, 0x66, 0xf8};
1984     if ((base = find_rom_data(0x31000, 0x3d000, adb_init_dat, sizeof(adb_init_dat))) == 0) return false;
1985     D(bug("adb_init %08lx\n", base));
1986     wp = (uint16 *)(ROM_BASE + base + 6);
1987     *wp = htons(M68K_NOP);
1988    
1989     // Modify check in InitResources() so that addresses >0x80000000 work
1990     static const uint8 init_res_dat[] = {0x4a, 0xb8, 0x0a, 0x50, 0x6e, 0x20};
1991     if ((base = find_rom_data(0x78000, 0x8c000, init_res_dat, sizeof(init_res_dat))) == 0) return false;
1992     D(bug("init_res %08lx\n", base));
1993     bp = (uint8 *)(ROM_BASE + base + 4);
1994     *bp = 0x66;
1995    
1996     // Modify vCheckLoad() so that we can patch resources (68k Resource Manager)
1997     static const uint8 check_load_dat[] = {0x20, 0x78, 0x07, 0xf0, 0x4e, 0xd0};
1998     if ((base = find_rom_data(0x78000, 0x8c000, check_load_dat, sizeof(check_load_dat))) == 0) return false;
1999     D(bug("check_load %08lx\n", base));
2000     wp = (uint16 *)(ROM_BASE + base);
2001     *wp++ = htons(M68K_JMP);
2002     *wp++ = htons((ROM_BASE + CHECK_LOAD_PATCH_SPACE) >> 16);
2003     *wp = htons((ROM_BASE + CHECK_LOAD_PATCH_SPACE) & 0xffff);
2004     wp = (uint16 *)(ROM_BASE + CHECK_LOAD_PATCH_SPACE);
2005     *wp++ = htons(0x2f03); // move.l d3,-(a7)
2006     *wp++ = htons(0x2078); // move.l $07f0,a0
2007     *wp++ = htons(0x07f0);
2008     *wp++ = htons(M68K_JSR_A0);
2009     *wp++ = htons(M68K_EMUL_OP_CHECKLOAD);
2010     *wp = htons(M68K_RTS);
2011    
2012     // Replace .Sony driver
2013     sony_offset = find_rom_resource(FOURCC('D','R','V','R'), 4);
2014     if (ROMType == ROMTYPE_ZANZIBAR || ROMType == ROMTYPE_NEWWORLD)
2015     sony_offset = find_rom_resource(FOURCC('D','R','V','R'), 4, true); // First DRVR 4 is .MFMFloppy
2016     if (sony_offset == 0) {
2017     sony_offset = find_rom_resource(FOURCC('n','d','r','v'), -20196); // NewWorld 1.6 has "PCFloppy" ndrv
2018     if (sony_offset == 0)
2019     return false;
2020     lp = (uint32 *)(ROM_BASE + rsrc_ptr + 8);
2021     *lp = htonl(FOURCC('D','R','V','R'));
2022     wp = (uint16 *)(ROM_BASE + rsrc_ptr + 12);
2023     *wp = htons(4);
2024     }
2025     D(bug("sony_offset %08lx\n", sony_offset));
2026     memcpy((void *)(ROM_BASE + sony_offset), sony_driver, sizeof(sony_driver));
2027    
2028     // Install .Disk and .AppleCD drivers
2029     memcpy((void *)(ROM_BASE + sony_offset + 0x100), disk_driver, sizeof(disk_driver));
2030     memcpy((void *)(ROM_BASE + sony_offset + 0x200), cdrom_driver, sizeof(cdrom_driver));
2031    
2032     // Install serial drivers
2033 gbeauche 1.9 memcpy_powerpc_code((void *)(ROM_BASE + sony_offset + 0x300), ain_driver, sizeof(ain_driver));
2034     memcpy_powerpc_code((void *)(ROM_BASE + sony_offset + 0x400), aout_driver, sizeof(aout_driver));
2035     memcpy_powerpc_code((void *)(ROM_BASE + sony_offset + 0x500), bin_driver, sizeof(bin_driver));
2036     memcpy_powerpc_code((void *)(ROM_BASE + sony_offset + 0x600), bout_driver, sizeof(bout_driver));
2037 cebix 1.1
2038     // Copy icons to ROM
2039     SonyDiskIconAddr = ROM_BASE + sony_offset + 0x800;
2040     memcpy((void *)(ROM_BASE + sony_offset + 0x800), SonyDiskIcon, sizeof(SonyDiskIcon));
2041     SonyDriveIconAddr = ROM_BASE + sony_offset + 0xa00;
2042     memcpy((void *)(ROM_BASE + sony_offset + 0xa00), SonyDriveIcon, sizeof(SonyDriveIcon));
2043     DiskIconAddr = ROM_BASE + sony_offset + 0xc00;
2044     memcpy((void *)(ROM_BASE + sony_offset + 0xc00), DiskIcon, sizeof(DiskIcon));
2045     CDROMIconAddr = ROM_BASE + sony_offset + 0xe00;
2046     memcpy((void *)(ROM_BASE + sony_offset + 0xe00), CDROMIcon, sizeof(CDROMIcon));
2047    
2048     // Patch driver install routine
2049     static const uint8 drvr_install_dat[] = {0xa7, 0x1e, 0x21, 0xc8, 0x01, 0x1c, 0x4e, 0x75};
2050     if ((base = find_rom_data(0xb00, 0xd00, drvr_install_dat, sizeof(drvr_install_dat))) == 0) return false;
2051     D(bug("drvr_install %08lx\n", base));
2052     wp = (uint16 *)(ROM_BASE + base + 8);
2053     *wp++ = htons(M68K_EMUL_OP_INSTALL_DRIVERS);
2054     *wp = htons(M68K_RTS);
2055    
2056     // Don't install serial drivers from ROM
2057 gbeauche 1.11 if (ROMType == ROMTYPE_ZANZIBAR || ROMType == ROMTYPE_NEWWORLD || ROMType == ROMTYPE_GOSSAMER) {
2058 cebix 1.1 wp = (uint16 *)(ROM_BASE + find_rom_resource(FOURCC('S','E','R','D'), 0));
2059     *wp = htons(M68K_RTS);
2060     } else {
2061     wp = (uint16 *)(ROM_BASE + find_rom_resource(FOURCC('s','l','0','5'), 2) + 0xc4);
2062     *wp++ = htons(M68K_NOP);
2063     *wp++ = htons(M68K_NOP);
2064     *wp++ = htons(M68K_NOP);
2065     *wp++ = htons(M68K_NOP);
2066     *wp = htons(0x7000); // moveq #0,d0
2067     wp = (uint16 *)(ROM_BASE + find_rom_resource(FOURCC('s','l','0','5'), 2) + 0x8ee);
2068     *wp = htons(M68K_NOP);
2069     }
2070     uint32 nsrd_offset = find_rom_resource(FOURCC('n','s','r','d'), 1);
2071     if (nsrd_offset) {
2072     lp = (uint32 *)(ROM_BASE + rsrc_ptr + 8);
2073     *lp = htonl(FOURCC('x','s','r','d'));
2074     }
2075    
2076     // Replace ADBOp()
2077     memcpy((void *)(ROM_BASE + find_rom_trap(0xa07c)), adbop_patch, sizeof(adbop_patch));
2078    
2079     // Replace Time Manager
2080     wp = (uint16 *)(ROM_BASE + find_rom_trap(0xa058));
2081     *wp++ = htons(M68K_EMUL_OP_INSTIME);
2082     *wp = htons(M68K_RTS);
2083     wp = (uint16 *)(ROM_BASE + find_rom_trap(0xa059));
2084     *wp++ = htons(0x40e7); // move sr,-(sp)
2085     *wp++ = htons(0x007c); // ori #$0700,sr
2086     *wp++ = htons(0x0700);
2087     *wp++ = htons(M68K_EMUL_OP_RMVTIME);
2088     *wp++ = htons(0x46df); // move (sp)+,sr
2089     *wp = htons(M68K_RTS);
2090     wp = (uint16 *)(ROM_BASE + find_rom_trap(0xa05a));
2091     *wp++ = htons(0x40e7); // move sr,-(sp)
2092     *wp++ = htons(0x007c); // ori #$0700,sr
2093     *wp++ = htons(0x0700);
2094     *wp++ = htons(M68K_EMUL_OP_PRIMETIME);
2095     *wp++ = htons(0x46df); // move (sp)+,sr
2096     *wp = htons(M68K_RTS);
2097     wp = (uint16 *)(ROM_BASE + find_rom_trap(0xa093));
2098     *wp++ = htons(M68K_EMUL_OP_MICROSECONDS);
2099     *wp = htons(M68K_RTS);
2100    
2101     // Disable Egret Manager
2102     static const uint8 egret_dat[] = {0x2f, 0x30, 0x81, 0xe2, 0x20, 0x10, 0x00, 0x18};
2103     if ((base = find_rom_data(0xa000, 0x10000, egret_dat, sizeof(egret_dat))) == 0) return false;
2104     D(bug("egret %08lx\n", base));
2105     wp = (uint16 *)(ROM_BASE + base);
2106     *wp++ = htons(0x7000);
2107     *wp = htons(M68K_RTS);
2108    
2109     // Don't call FE0A opcode in Shutdown Manager
2110     static const uint8 shutdown_dat[] = {0x40, 0xe7, 0x00, 0x7c, 0x07, 0x00, 0x48, 0xe7, 0x3f, 0x00, 0x2c, 0x00, 0x2e, 0x01};
2111     if ((base = find_rom_data(0x30000, 0x40000, shutdown_dat, sizeof(shutdown_dat))) == 0) return false;
2112     D(bug("shutdown %08lx\n", base));
2113     wp = (uint16 *)(ROM_BASE + base);
2114     if (ROMType == ROMTYPE_ZANZIBAR)
2115     *wp = htons(M68K_RTS);
2116 gbeauche 1.6 else if (ntohs(wp[-4]) == 0x61ff)
2117     *wp = htons(M68K_RTS);
2118     else if (ntohs(wp[-2]) == 0x6700)
2119 cebix 1.1 wp[-2] = htons(0x6000); // bra
2120    
2121     // Patch PowerOff()
2122     wp = (uint16 *)(ROM_BASE + find_rom_trap(0xa05b)); // PowerOff()
2123     *wp = htons(M68K_EMUL_RETURN);
2124    
2125     // Patch VIA interrupt handler
2126     static const uint8 via_int_dat[] = {0x70, 0x7f, 0xc0, 0x29, 0x1a, 0x00, 0xc0, 0x29, 0x1c, 0x00};
2127     if ((base = find_rom_data(0x13000, 0x1c000, via_int_dat, sizeof(via_int_dat))) == 0) return false;
2128     D(bug("via_int %08lx\n", base));
2129     uint32 level1_int = ROM_BASE + base;
2130     wp = (uint16 *)level1_int; // Level 1 handler
2131     *wp++ = htons(0x7002); // moveq #2,d0 (60Hz interrupt)
2132     *wp++ = htons(M68K_NOP);
2133     *wp++ = htons(M68K_NOP);
2134     *wp++ = htons(M68K_NOP);
2135     *wp = htons(M68K_NOP);
2136    
2137     static const uint8 via_int2_dat[] = {0x13, 0x7c, 0x00, 0x02, 0x1a, 0x00, 0x4e, 0x71, 0x52, 0xb8, 0x01, 0x6a};
2138     if ((base = find_rom_data(0x10000, 0x18000, via_int2_dat, sizeof(via_int2_dat))) == 0) return false;
2139     D(bug("via_int2 %08lx\n", base));
2140     wp = (uint16 *)(ROM_BASE + base); // 60Hz handler
2141     *wp++ = htons(M68K_EMUL_OP_IRQ);
2142     *wp++ = htons(0x4a80); // tst.l d0
2143     *wp++ = htons(0x6700); // beq xxx
2144     *wp = htons(0xffe8);
2145    
2146     if (ROMType == ROMTYPE_NEWWORLD) {
2147     static const uint8 via_int3_dat[] = {0x48, 0xe7, 0xf0, 0xf0, 0x76, 0x01, 0x60, 0x26};
2148 gbeauche 1.4 if ((base = find_rom_data(0x15000, 0x19000, via_int3_dat, sizeof(via_int3_dat))) == 0) return false;
2149 cebix 1.1 D(bug("via_int3 %08lx\n", base));
2150     wp = (uint16 *)(ROM_BASE + base); // CHRP level 1 handler
2151     *wp++ = htons(M68K_JMP);
2152     *wp++ = htons((level1_int - 12) >> 16);
2153     *wp = htons((level1_int - 12) & 0xffff);
2154     }
2155    
2156     // Patch PutScrap() for clipboard exchange with host OS
2157     uint32 put_scrap = find_rom_trap(0xa9fe); // PutScrap()
2158     wp = (uint16 *)(ROM_BASE + PUT_SCRAP_PATCH_SPACE);
2159     *wp++ = htons(M68K_EMUL_OP_PUT_SCRAP);
2160     *wp++ = htons(M68K_JMP);
2161     *wp++ = htons((ROM_BASE + put_scrap) >> 16);
2162     *wp++ = htons((ROM_BASE + put_scrap) & 0xffff);
2163     lp = (uint32 *)(ROM_BASE + 0x22);
2164     lp = (uint32 *)(ROM_BASE + ntohl(*lp));
2165     lp[0xa9fe & 0x3ff] = htonl(PUT_SCRAP_PATCH_SPACE);
2166    
2167     // Patch GetScrap() for clipboard exchange with host OS
2168     uint32 get_scrap = find_rom_trap(0xa9fd); // GetScrap()
2169     wp = (uint16 *)(ROM_BASE + GET_SCRAP_PATCH_SPACE);
2170     *wp++ = htons(M68K_EMUL_OP_GET_SCRAP);
2171     *wp++ = htons(M68K_JMP);
2172     *wp++ = htons((ROM_BASE + get_scrap) >> 16);
2173     *wp++ = htons((ROM_BASE + get_scrap) & 0xffff);
2174     lp = (uint32 *)(ROM_BASE + 0x22);
2175     lp = (uint32 *)(ROM_BASE + ntohl(*lp));
2176     lp[0xa9fd & 0x3ff] = htonl(GET_SCRAP_PATCH_SPACE);
2177    
2178     #if __BEOS__
2179     // Patch SynchIdleTime()
2180     if (PrefsFindBool("idlewait")) {
2181     wp = (uint16 *)(ROM_BASE + find_rom_trap(0xabf7) + 4); // SynchIdleTime()
2182     D(bug("SynchIdleTime at %08lx\n", wp));
2183     if (ntohs(*wp) == 0x2078) {
2184     *wp++ = htons(M68K_EMUL_OP_IDLE_TIME);
2185     *wp = htons(M68K_NOP);
2186     } else {
2187     D(bug("SynchIdleTime patch not installed\n"));
2188     }
2189     }
2190     #endif
2191    
2192     // Construct list of all sifters used by sound components in ROM
2193     D(bug("Searching for sound components with type sdev in ROM\n"));
2194     uint32 thing = find_rom_resource(FOURCC('t','h','n','g'));
2195     while (thing) {
2196     thing += ROM_BASE;
2197     D(bug(" found %c%c%c%c %c%c%c%c\n", ReadMacInt8(thing), ReadMacInt8(thing + 1), ReadMacInt8(thing + 2), ReadMacInt8(thing + 3), ReadMacInt8(thing + 4), ReadMacInt8(thing + 5), ReadMacInt8(thing + 6), ReadMacInt8(thing + 7)));
2198     if (ReadMacInt32(thing) == FOURCC('s','d','e','v') && ReadMacInt32(thing + 4) == FOURCC('s','i','n','g')) {
2199     WriteMacInt32(thing + 4, FOURCC('a','w','g','c'));
2200     D(bug(" found sdev component at offset %08x in ROM\n", thing));
2201     AddSifter(ReadMacInt32(thing + componentResType), ReadMacInt16(thing + componentResID));
2202     if (ReadMacInt32(thing + componentPFCount))
2203     AddSifter(ReadMacInt32(thing + componentPFResType), ReadMacInt16(thing + componentPFResID));
2204     }
2205     thing = find_rom_resource(FOURCC('t','h','n','g'), 4711, true);
2206     }
2207    
2208     // Patch component code
2209     D(bug("Patching sifters in ROM\n"));
2210     for (int i=0; i<num_sifters; i++) {
2211     if ((thing = find_rom_resource(sifter_list[i].type, sifter_list[i].id)) != 0) {
2212     D(bug(" patching type %08x, id %d\n", sifter_list[i].type, sifter_list[i].id));
2213     // Install 68k glue code
2214     uint16 *wp = (uint16 *)(ROM_BASE + thing);
2215     *wp++ = htons(0x4e56); *wp++ = htons(0x0000); // link a6,#0
2216     *wp++ = htons(0x48e7); *wp++ = htons(0x8018); // movem.l d0/a3-a4,-(a7)
2217     *wp++ = htons(0x266e); *wp++ = htons(0x000c); // movea.l $c(a6),a3
2218     *wp++ = htons(0x286e); *wp++ = htons(0x0008); // movea.l $8(a6),a4
2219     *wp++ = htons(M68K_EMUL_OP_AUDIO_DISPATCH);
2220     *wp++ = htons(0x2d40); *wp++ = htons(0x0010); // move.l d0,$10(a6)
2221     *wp++ = htons(0x4cdf); *wp++ = htons(0x1801); // movem.l (a7)+,d0/a3-a4
2222     *wp++ = htons(0x4e5e); // unlk a6
2223     *wp++ = htons(0x4e74); *wp++ = htons(0x0008); // rtd #8
2224     }
2225     }
2226     return true;
2227     }
2228    
2229    
2230     /*
2231     * Install .Sony, disk and CD-ROM drivers
2232     */
2233    
2234     void InstallDrivers(void)
2235     {
2236     D(bug("Installing drivers...\n"));
2237     M68kRegisters r;
2238     uint8 pb[SIZEOF_IOParam];
2239 gbeauche 1.7
2240 gbeauche 1.5 // Install floppy driver
2241     if (ROMType == ROMTYPE_NEWWORLD) {
2242    
2243     // Force installation of floppy driver with NewWorld ROMs
2244     r.a[0] = ROM_BASE + sony_offset;
2245     r.d[0] = (uint32)SonyRefNum;
2246     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2247     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~SonyRefNum * 4); // Get driver handle from Unit Table
2248     Execute68kTrap(0xa029, &r); // HLock()
2249     uint32 dce = ReadMacInt32(r.a[0]);
2250     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset);
2251     WriteMacInt16(dce + dCtlFlags, SonyDriverFlags);
2252     }
2253 gbeauche 1.8
2254     #if DISABLE_SCSI && 0
2255     // Fake SCSIGlobals
2256     static const uint8 fake_scsi_globals[32] = {0,};
2257     WriteMacInt32(0xc0c, (uint32)fake_scsi_globals);
2258     #endif
2259 gbeauche 1.5
2260 cebix 1.1 // Open .Sony driver
2261     WriteMacInt8((uint32)pb + ioPermssn, 0);
2262     WriteMacInt32((uint32)pb + ioNamePtr, (uint32)"\005.Sony");
2263     r.a[0] = (uint32)pb;
2264     Execute68kTrap(0xa000, &r); // Open()
2265    
2266     // Install disk driver
2267     r.a[0] = ROM_BASE + sony_offset + 0x100;
2268     r.d[0] = (uint32)DiskRefNum;
2269     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2270     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~DiskRefNum * 4); // Get driver handle from Unit Table
2271     Execute68kTrap(0xa029, &r); // HLock()
2272     uint32 dce = ReadMacInt32(r.a[0]);
2273     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset + 0x100);
2274     WriteMacInt16(dce + dCtlFlags, DiskDriverFlags);
2275    
2276     // Open disk driver
2277     WriteMacInt32((uint32)pb + ioNamePtr, (uint32)"\005.Disk");
2278     r.a[0] = (uint32)pb;
2279     Execute68kTrap(0xa000, &r); // Open()
2280    
2281     // Install CD-ROM driver unless nocdrom option given
2282     if (!PrefsFindBool("nocdrom")) {
2283    
2284     // Install CD-ROM driver
2285     r.a[0] = ROM_BASE + sony_offset + 0x200;
2286     r.d[0] = (uint32)CDROMRefNum;
2287     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2288     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~CDROMRefNum * 4); // Get driver handle from Unit Table
2289     Execute68kTrap(0xa029, &r); // HLock()
2290     dce = ReadMacInt32(r.a[0]);
2291     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset + 0x200);
2292     WriteMacInt16(dce + dCtlFlags, CDROMDriverFlags);
2293    
2294     // Open CD-ROM driver
2295     WriteMacInt32((uint32)pb + ioNamePtr, (uint32)"\010.AppleCD");
2296     r.a[0] = (uint32)pb;
2297     Execute68kTrap(0xa000, &r); // Open()
2298     }
2299    
2300     // Install serial drivers
2301     r.a[0] = ROM_BASE + sony_offset + 0x300;
2302     r.d[0] = (uint32)-6;
2303     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2304     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~(-6) * 4); // Get driver handle from Unit Table
2305     Execute68kTrap(0xa029, &r); // HLock()
2306     dce = ReadMacInt32(r.a[0]);
2307     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset + 0x300);
2308     WriteMacInt16(dce + dCtlFlags, 0x4d00);
2309    
2310     r.a[0] = ROM_BASE + sony_offset + 0x400;
2311     r.d[0] = (uint32)-7;
2312     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2313     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~(-7) * 4); // Get driver handle from Unit Table
2314     Execute68kTrap(0xa029, &r); // HLock()
2315     dce = ReadMacInt32(r.a[0]);
2316     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset + 0x400);
2317     WriteMacInt16(dce + dCtlFlags, 0x4e00);
2318    
2319     r.a[0] = ROM_BASE + sony_offset + 0x500;
2320     r.d[0] = (uint32)-8;
2321     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2322     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~(-8) * 4); // Get driver handle from Unit Table
2323     Execute68kTrap(0xa029, &r); // HLock()
2324     dce = ReadMacInt32(r.a[0]);
2325     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset + 0x500);
2326     WriteMacInt16(dce + dCtlFlags, 0x4d00);
2327    
2328     r.a[0] = ROM_BASE + sony_offset + 0x600;
2329     r.d[0] = (uint32)-9;
2330     Execute68kTrap(0xa43d, &r); // DrvrInstallRsrvMem()
2331     r.a[0] = ReadMacInt32(ReadMacInt32(0x11c) + ~(-9) * 4); // Get driver handle from Unit Table
2332     Execute68kTrap(0xa029, &r); // HLock()
2333     dce = ReadMacInt32(r.a[0]);
2334     WriteMacInt32(dce + dCtlDriver, ROM_BASE + sony_offset + 0x600);
2335     WriteMacInt16(dce + dCtlFlags, 0x4e00);
2336     }